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Abstract
Characterisation and Mitigation of Long-term Degradation Effects in
Programmable Logic
Reliability has always been an issue in silicon device engineering, but until now it has been
managed by the carefully tuned fabrication process. In the future the underlying physical
limitations of silicon-based electronics, plus the practical challenges of manufacturing with such
complexity at such a small scale, will lead to a crunch point where transistor-level reliability must
be forfeited to continue achieving better productivity.
Field-programmable gate arrays (FPGAs) are built on state-of-the-art silicon processes, but it
has been recognised for some time that their distinctive characteristics put them in a favourable
position over application-specific integrated circuits in the face of the reliability challenge. The
literature shows how a regular structure, interchangeable resources and an ability to reconfigure
can all be exploited to detect, locate, and overcome degradation and keep an FPGA application
running.
To fully exploit these characteristics, a better understanding is needed of the behavioural
changes that are seen in the resources that make up an FPGA under ageing. Modelling is an
attractive approach to this and in this thesis the causes and effects are explored of three important
degradation mechanisms. All are shown to have an adverse affect on FPGA operation, but their
characteristics show novel opportunities for ageing mitigation.
Any modelling exercise is built on assumptions and so an empirical method is developed
for investigating ageing on hardware with an accelerated-life test. Here, experiments show that
timing degradation due to negative-bias temperature instability is the dominant process in the
technology considered.
Building on simulated and experimental results, this work also demonstrates a variety of meth-
ods for increasing the lifetime of FPGA lookup tables. The pre-emptive measure of wear-levelling
is investigated in particular detail, and it is shown by experiment how different reconfiguration
algorithms can result in a significant reduction to the rate of degradation.
3
Acknowledgements
My supervisor for this thesis was Peter Y. K. Cheung, who’s advice and recommendations have
been instrumental in bringing all of my work to fruition, and with whom it has been the greatest
pleasure to work. In the early part of my research I was very fortunate to have the mentoring of
Pete Sedcole — not only am I indebted to him for his guidance at that important time, but I
know I am not alone in viewing him as a greatly impressive role-model for my ambitions as part
of the research community.
Some of the work described here was conducted in a collaboration between myself and Justin
Wong and his considerable expertise in the area of timing measurement was a substantial benefit
to the project. Also important to me were the suggestions of George Constantinides and the
other members of the ‘variability club’, with whom I regularly exchanged ideas.
The opportunity for me to study for a PhD was only possible due to a doctoral training
award and I am very grateful for financial support of the Engineering and Physical Sciences
Research Council at the recommendation of Peter Cheung. And, like everyone in the circuits and
systems research group, I owe a great deal to Wiesia Hsissen and her immeasurable helpfulness
and administrative ingenuity, least of all an occasionally-tidy desk.
4
Contents
Abstract 3
Acknowledgements 4
Contents 5
List of Figures 9
List of Tables 11
1 Introduction and Motivation 12
1.1 The challenge of reliability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
1.2 The promise of FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
1.3 Aims and outline of this study . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
1.4 Published work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
1.5 Statement of original contributions . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2 Background 18
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.2 Fault, defect and degradation risks to VLSI . . . . . . . . . . . . . . . . . . . . . 18
2.2.1 Negative-bias temperature instability . . . . . . . . . . . . . . . . . . . . . 19
2.2.2 Hot carrier injection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.2.3 Time-dependent dielectric breakdown . . . . . . . . . . . . . . . . . . . . 20
2.2.4 Electromigration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
2.2.5 Manufacturing defects and process variation . . . . . . . . . . . . . . . . . 21
5
CONTENTS 6
2.2.6 Single-event upsets and transients . . . . . . . . . . . . . . . . . . . . . . 22
2.2.7 Trends and analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
2.3 Functionality and performance testing and monitoring . . . . . . . . . . . . . . . 23
2.3.1 Redundancy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.3.2 Oﬄine self-test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.3.3 Online self-test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
2.4 Fault, defect and degradation mitigation . . . . . . . . . . . . . . . . . . . . . . . 31
2.4.1 Hardware-level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
2.4.2 Configuration-level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
2.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
3 Modelling Degradation in FPGAs 46
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
3.2 Method . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
3.2.1 Stress simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
3.2.2 Transistor substitution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
3.2.3 Post-degradation characterisation . . . . . . . . . . . . . . . . . . . . . . . 52
3.3 Results: TDDB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
3.3.1 Stress characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
3.3.2 Consequences of soft breakdown . . . . . . . . . . . . . . . . . . . . . . . 54
3.3.3 Consequences of hard breakdown . . . . . . . . . . . . . . . . . . . . . . . 56
3.4 Results: HCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
3.4.1 Stress characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
3.4.2 Effects of degradation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
3.5 Results: NBTI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
3.5.1 Stress characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
3.5.2 Effects of degradation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
3.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
4 Stimulating, Measuring and Characterising Degradation 68
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
4.2 Life-acceleration and electrical stress stimuli . . . . . . . . . . . . . . . . . . . . . 69
CONTENTS 7
4.2.1 Theoretical basis for life acceleration . . . . . . . . . . . . . . . . . . . . . 69
4.2.2 External ageing factors: Temperature and voltage . . . . . . . . . . . . . 71
4.2.3 Internal ageing factors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
4.3 Timing measurement methods and test circuitry . . . . . . . . . . . . . . . . . . 72
4.3.1 Frequency sweeping architecture . . . . . . . . . . . . . . . . . . . . . . . 73
4.3.2 Interpretation of results . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
4.3.3 Transition rate versus error rate . . . . . . . . . . . . . . . . . . . . . . . 75
4.3.4 Measuring high-speed logic paths . . . . . . . . . . . . . . . . . . . . . . . 76
4.3.5 Distinguishing timing edges . . . . . . . . . . . . . . . . . . . . . . . . . . 76
4.3.6 Ring oscillator: A secondary measurement technique . . . . . . . . . . . . 78
4.4 Complete test architectures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
4.5 Results: Characteristics of degradation . . . . . . . . . . . . . . . . . . . . . . . . 83
4.5.1 Identified degradation mechanisms . . . . . . . . . . . . . . . . . . . . . . 83
4.5.2 Variability in degradation . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
4.5.3 Verification of experimental method . . . . . . . . . . . . . . . . . . . . . 88
4.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
5 Degradation Mitigation 92
5.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
5.2 Types of degradation mitigation . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
5.2.1 Degradation-aware CAD . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
5.2.2 Wear-levelling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
5.2.3 Post-degradation adaptation . . . . . . . . . . . . . . . . . . . . . . . . . 94
5.3 Preliminary appraisal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
5.3.1 Degradation-aware CAD . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
5.3.2 Wear-levelling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
5.3.3 Post-degradation intervention . . . . . . . . . . . . . . . . . . . . . . . . . 96
5.3.4 Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
5.4 Wear-levelling experiment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
5.4.1 Test aim . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
5.4.2 Test architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
CONTENTS 8
5.4.3 Experiment configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
5.4.4 Test data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
5.5 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
5.5.1 Alternative logic mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
5.5.2 Spare resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
5.5.3 Alternative placements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
5.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
6 Conclusion 114
6.1 The reliability of FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
6.2 Future work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Glossary 117
Bibliography 119
List of Figures
2.1 Illustration of roving test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
2.2 Design hierarchy and abstraction in an FPGA . . . . . . . . . . . . . . . . . . . . 32
2.3 Trade-offs in row/column shifting . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
2.4 Fault recovery with alternative configurations . . . . . . . . . . . . . . . . . . . . 38
2.5 Fault recovery with pebble shifting . . . . . . . . . . . . . . . . . . . . . . . . . . 43
2.6 Fault recovery with chain shifting . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
2.7 Illustration of an evolutionary, fault-tolerant system . . . . . . . . . . . . . . . . 43
3.1 Degradation modelling flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
3.2 Schematic of the MUX/LUT circuit used in modelling work, with transistor sizes. 49
3.3 Applications of multiplexers in an FPGA . . . . . . . . . . . . . . . . . . . . . . 49
3.4 Sub-circuits for modelling transistors following breakdown . . . . . . . . . . . . . 51
3.5 Static logic functionality following simulated breakdown . . . . . . . . . . . . . . 57
3.6 Generalised logic functionality following simulated breakdown . . . . . . . . . . . 58
3.7 Simulated timing degradation under HCI . . . . . . . . . . . . . . . . . . . . . . 62
3.8 Simulated timing degradation under HCI following reconfiguration . . . . . . . . 62
3.9 Simulated effect of duty cycle on threshold voltage under NBTI . . . . . . . . . . 64
3.10 Simulated static logic timing following NBTI . . . . . . . . . . . . . . . . . . . . 65
3.11 Simulated general timing following NBTI . . . . . . . . . . . . . . . . . . . . . . 65
4.1 Stimulating LUT inputs with a ROM . . . . . . . . . . . . . . . . . . . . . . . . 74
4.2 Architecture and timing for frequency sweep measurement . . . . . . . . . . . . . 74
4.3 Data output of timing measurement methods . . . . . . . . . . . . . . . . . . . . 77
9
LIST OF FIGURES 10
4.4 Delay line to reduce test clock frequency . . . . . . . . . . . . . . . . . . . . . . . 77
4.5 Circuit and timing diagram for measuring independent propagation edges . . . . 79
4.6 Timing measurement with a ring oscillator . . . . . . . . . . . . . . . . . . . . . . 79
4.7 Test architecture A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
4.8 Test architecture B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
4.9 Data output from architecture B . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
4.10 Illustration of the asymmetric effect of NBTI . . . . . . . . . . . . . . . . . . . . 84
4.11 Measured onset of timing degradation under NBTI . . . . . . . . . . . . . . . . . 85
4.12 Comparison of process variation and degradation variation . . . . . . . . . . . . . 87
4.13 Comparison of measurements made by frequency sweep and ring oscillator . . . . 89
4.14 Comparison of accelerated-life and control test subjects . . . . . . . . . . . . . . 89
5.1 Measured timing degradation under different FA mappings . . . . . . . . . . . . 97
5.2 Measured timing degradation under varying duty cycle . . . . . . . . . . . . . . . 97
5.3 Measured effect of random post-degradation re-placement . . . . . . . . . . . . . 98
5.4 Illustration of wear-levelling strategies . . . . . . . . . . . . . . . . . . . . . . . . 103
5.5 Formulation of the alternative mapping strategy . . . . . . . . . . . . . . . . . . 103
5.6 Formulation of the spare resources strategy . . . . . . . . . . . . . . . . . . . . . 104
5.7 Measured effect of wear-levelling with alternative mapping in XOR gates . . . . . 107
5.8 Measured effect of wear-levelling with alternative mapping in FA gates . . . . . . 107
5.9 Measured effect of wear-levelling with spare resources in XOR gates . . . . . . . 109
5.10 Measured effect of wear-levelling with spare resources in FA gates . . . . . . . . . 109
5.11 Measured effect of wear-levelling with alternative placements by benchmark function111
5.12 Measured effect of wear-levelling with alternative placements by physical resource 112
List of Tables
2.1 Comparison of Fault Detection Methods . . . . . . . . . . . . . . . . . . . . . . . 24
2.2 Comparison of Fault Repair Methods . . . . . . . . . . . . . . . . . . . . . . . . . 33
3.1 Modelled probability of breakdown under different configurations . . . . . . . . . 53
3.2 Simulated effect of soft breakdown on timing . . . . . . . . . . . . . . . . . . . . 55
3.3 Simulated HCI stress levels under different configurations . . . . . . . . . . . . . 60
3.4 Simulated effect of configuration on threshold voltage under NBTI . . . . . . . . 64
4.1 Voltage and Temperature ageing acceleration laws . . . . . . . . . . . . . . . . . 70
4.2 Parameter values used to calculate acceleration factors . . . . . . . . . . . . . . . 70
4.3 Accelerated-life conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
11
Chapter 1
Introduction and Motivation
1.1 The challenge of reliability
Until now, advanced manufacturing techniques have maintained very large-scale integration
(VLSI) device reliability at a level that is satisfactory for the majority of applications. The
semiconductor industry, as voiced by the International Technology Roadmap for Semiconductors
(ITRS), considers that the trade-off should remain at this level and produce ICs with a system-level
failure rate of 50-2000 FITs (where one failure in time equates to one failure in 109 hours) [1]. For
this to happen under current design techniques, the reliability of a single transistor would have
to improve by a factor of five between 22nm and 11nm process nodes due to increased device
complexity. This is a considerable challenge for a technology that is also struggling with other
manufacturing limitations such as process variation and yield.
As a field of research, characterisation of reliability struggles to keep up with the development
of advanced techniques such as strained silicon and high-κ gate dielectrics. More innovation
will be required to realise further scaling benefits and improve performance and efficiency, with
developments such as multiple gates and new forms of interconnect on the horizon. Introducing
new materials and modifying the structure of circuit components will cause significant changes
to degradation processes, giving rise to greater uncertainty about the reliability-performance
relationship of devices.
The fundamentals of process-scaling, however, do give rise to a broad trend of worsening
12
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reliability [1]. Current density increases as the dimensions of electron paths shrink; this is a
particular concern for electromigration in interconnect. Core voltage, whilst decreasing, is not
matching the reduction in feature dimensions, leading to a rise in electric field strength, a powerful
accelerator in a number of degradation processes. Increased threshold voltage is one symptom
of ageing and the impact of this will increase as the headroom given by the supply voltage
shrinks. Finally, localised power dissipation will increase with higher circuit density and will
be compounded by a reduction in thermal conductivity to cause higher junction temperatures,
another key accelerating factor.
For these reasons, there has been a growing trend in industry to prepare for higher-level
measures to tackle unreliability. The ITRS states [1]:
‘At some point, a paradigm change . . . to accepting a certain probability of failure at
the device level may become necessary.’
And for this to happen:
‘There is need for “Design for reliability” circuit tools such as “Reliability-aware
design” and “Fault-tolerant design.”’
FPGAs, by virtue of some of their defining characteristics, are in a favourable position to meet
these challenges, and that is the topic of this thesis.
1.2 The promise of FPGAs
FPGAs are leaders in the adoption of advancing process technologies due to their high volume
and relatively straightforward scalability, and will face the same underlying reliability issues as
other advanced VLSI devices. This, and their capability for post-manufacturing configuration,
make them ideal vehicles to study degradation. Further, the unique features of FPGAs make
them well placed to overcome degradation and faults and several schemes have been proposed [2].
Specialised life-extension techniques for FPGAs will not only enable them to continue realizing the
full potential of process scaling, but will promote them in new markets where other architectures
can no longer provide a satisfactory reliability under the demand for increased performance.
The first key advantage of FPGAs is that the bulk of functionality comes in the form of
multipurpose, non-committed components. Soft logic, interconnect, memory and some hard
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logic, such as digital signal processors, is distributed across the device in many replicated units.
This means that a design can be implemented using any number of mapping, placement and
routing solutions and, in most practical designs, a significant amount of resources will be left
unused or partially unused. Therefore, a design could be loaded onto an imperfect FPGA by
allocating faulty, partially faulty and degraded components in such a way that there is no impact
on functionality or performance.
Reconfiguration is the second major advantage of FPGAs; all modern, large devices can be
reprogrammed in the field, and some have the ability to incrementally self-reconfigure during
operation. Some, particularly early, fault-tolerant schemes for FPGAs envisaged hardware
solutions for avoiding faulty resources, and indeed a system of this sort is employed in some
devices as a means of defect tolerance. However, exploiting reconfiguration has the potential to
put the full flexibility of the FPGA to work in achieving fault tolerance, resulting in the lowest
resource and timing overheads.
FPGA life-extension is a broad topic and covers more than the principle of replacing faulty
resources with spare ones. A means of fault detection is needed, followed by fault location at
sufficient resolution to enact repair or recovery. Depending on the application, an interim measure
of error correction may be required also. Some faults are due to gradual timing degradation
so, rather than waiting for timing violations, a system of condition monitoring could prompt
preemptive action. Resources particularly susceptible to early degradation or failure could be
identified at design-time and wear-levelling or redundancy strategies employed as mitigation.
Enabling an FPGA to overcome faulty or degraded resources is a complex task and, for maximum
flexibility and autonomy, would use on-device computation to alter and then optimise the design
through incremental mapping, placement and routing. Various simplifications may be desirable,
such as restricting the scope of design perturbations, precompiling a range of interventions or
obtaining a repair configuration from a remote server.
Not every function in an FPGA can be relocated easily to an alternative resource in the event
of a fault. Constraints affect particularly I/O and interface logic, clock generation and trees,
configuration circuitry and specialised logic blocks such as processor cores. A solution may lie in
differentiating transistor and interconnect design within the FPGA. In a similar fashion to the
multiple oxide processes used to reduce leakage power, larger, long-life circuit devices would be
used for highly constrained functions and the high-density circuitry reserved for the bulk of the
Chapter 1. Introduction and Motivation 15
reconfigurable soft-logic and interconnect.
Silicon transistors cannot be reduced in size indefinitely. Physical phenomena such as random
variation and current tunnelling will limit progress, even if such small circuits can be manufactured.
There is not yet a clear contender for a mass-market ‘post-scaling’ technology but reliability
and yield issues have been present in many of the demonstrated proposals to date. Of course,
there would be substantial progress as a technology develops towards production, but getting to
grips with an entirely new set of reliability challenges will significantly increase time-to-market.
Furthermore, measures necessary to achieve inherent reliability in the technology could threaten
its performance and scaling benefits.
FPGA-like devices, with a mature basket of strategies to tackle degradation — and the
related issues of manufacturing defects and process variation — could dominate the adoption of
future technologies as complex, coarser-grained, more differentiated circuits like multi-processors
struggle to achieve yield and reliability targets. Operating at a system level, fault-, variation-
and defect-tolerance techniques would be readily transferable, at least in comparison to the
process-level reliability solutions we rely on predominantly today.
1.3 Aims and outline of this study
The potential of FPGAs to enable innovative fault-tolerance and life-extension techniques has
long been recognised, as is shown in Chapter 2. These works, however, have tended not to start
with a full analysis of how the devices behave as they age, instead a simplistic fault model is
assumed. Hence, the goal of this work is to investigate how the reliability of FPGAs can be
improved with knowledge of the expected ageing characteristics.
The first approach to understanding degradation in FPGAs is to develop a modelling strategy,
detailed in Chapter 3. Transistor-level degradation models are well-developed in the literature
and the aim here is to apply them to FPGA resources and find out what behavioural and
performance changes are expected. Three degradation mechanisms are modelled, each showing
distinct characteristics, and several opportunities are identified for improving reliability.
The challenge with models of degradation mechanisms is that they are highly dependent on
process parameters and so difficult to relate to proprietary production technologies. A complemen-
tary experimental approach is developed with the aim of characterising degradation in a modern
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commercial FPGA — this work is described in Chapter 4. The work uses accelerated-life testing
to induce premature ageing with built-in self-test techniques to measure the outcome. The results
identify which mechanisms are prevalent in the technology and provide important information for
the development of mitigation strategies, such as the statistical spread of degradation rates and
the impact of electrical activity.
The final piece of work seeks to exploit the findings of the modelling and experimental
characterisation work to demonstrate improvements in FPGA reliability. In chapter 5, preliminary
trials are conducted of three lifetime-enhancement strategies that target different points of the
FPGA design, deployment and maintenance cycle. One of these, wear-levelling, is selected for
further investigation and experimental results are given to show that it is a viable and useful
technique for mitigating degradation.
1.4 Published work
Much of the work described in this thesis has been published following peer-review. This section
briefly describes the relevant publications.
A survey paper about fault tolerance in FPGAs was published in the proceedings of The
International Conference of Field Programmable Logic and Applications in 2008 [3]. This described,
compared and evaluated the major developments in the subject at that time, and covered both
techniques that can be found in commercial systems and more speculative ideas. An extended
review was later published in IET Computers and Digital Techniques in May 2010 [2].
In 2009 a paper was published in the proceedings of The International Conference of Field
Programmable Technology that described methods for modelling various types of degradation in
FPGAs [4]. The work was developed further and a paper was written that used these methods to
demonstrate the effects of degradation on FPGA lookup tables and suggest possible mitigation
strategies [5]. This was published in the proceedings of the 2010 International Symposium on
Field Programmable Gate Arrays and was also the first to publish experimental results showing
the effects of degradation on a modern FPGA architecture.
The experimental work was successful and a further work was published in the proceedings of
The International Conference of Field Programmable Logic and Applications in 2010 [6]. This
examined in more detail the characteristics of degradation and tested some simple reconfiguration
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strategies for rehabilitating aged FPGA lookup table and interconnect resources. Finally, in the
2011 proceedings of the same conference, a paper was published that demonstrated wear-levelling
as an effective, preemptive strategy to reduce the effects of degradation in FPGA lookup tables
[7].
1.5 Statement of original contributions
As evidenced by the series of associated publications, this thesis describes a number of original
contributions to the field. These are, in summary:
• Application of degradation models for three notorious transistor ageing processes to funda-
mental FPGA circuits including lookup tables and interconnect multiplexers.
• Simulation of the effects of time dependent dielectric breakdown, hot carrier injection
and negative-bias temperature instability to the performance and functionality of these
components.
• Identification of degradation characteristics that could be exploited by configuration-level
techniques to extend lifetime.
• Development and validation of stimulus, test and life-acceleration techniques to conduct
experiments investigating ageing effects in commercial FPGAs.
• Characterisation of the prominent degradation mechanisms exhibited in a modern FPGA
architecture.
• Evaluation of three strategies to mitigate degradation: degradation-aware mapping, wear-
levelling and adaptive re-placement.
• Further development and testing of life-extension by wear-levelling considering three periodic
reconfiguration techniques.
Chapter 2
Background
2.1 Introduction
In this chapter work from the literature is examined that is relevant to the reliability of FPGAs.
This includes:
• The specific phenomena and mechanisms that pose a risk to the operation of VLSI circuits.
• Methods to detect and analyse faults and degradation in programmable logic.
• Fault and degradation mitigation strategies for FPGAs.
The review seeks to establish which major problems in the field are left unresolved and what
work already exists that could be co-opted to help solve these problems.
2.2 Fault, defect and degradation risks to VLSI
Research into the risk factors at play in VLSI circuits is important to this work as FPGAs tend
to follow cutting-edge process technology. The literature in this field can inform us which risks
are the highest priority to mitigate against and provide vital information on how they behave.
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2.2.1 Negative-bias temperature instability
Negative-bias temperature instability (NBTI) is caused by chemical breakdown in the gate-
dielectric–channel interface region of metal oxide semiconductor (MOS) transistors. As the name
suggests, the effect occurs under negative bias — only positive channel transistors (PFETs)
are affected — and degradation occurs all the time the transistor is turned on, not just during
switching. The speed of process depends strongly on the field strength in the dielectric, determined
by the supply voltage, and temperature.
The chemical breakdown behind NBTI leaves trapped charges, or defects, in the interface
region. The defects cause gate threshold voltage to rise (as the trapped charge must be overcome)
and mobility in the channel to reduce. At a circuit level, the consequences are that PFETs
respond later to a falling edge, conduct less current when turned on and, in turn, cause an increase
to propagation delays. The onset of timing deterioration reflects the accumulation of defects: it
is incremental and takes place gradually over the life of the circuit.
The key impact of NBTI is an increase in Vt, the gate threshold voltage, commonly modelled
using equation (2.1) [8].
∆Vt(t) ∝ exp(−βVGS) exp(−Ea
κT
)tn (2.1)
A power-law relationship to time is given; ∆Vt(t) ∝ tn, where n is typically 0.25 and reflects
the saturation of the process over time. The acceleration factor for VGS , the gate voltage,
is exponential and an Arrhenius law describes the relationship to temperature, T . Ea is the
activation energy for trap generation, κ is Bolzmann’s constant and β is a fitting parameter.
2.2.2 Hot carrier injection
Hot carrier injection (HCI) is also based on an accumulation of defects in the gate-dielectric–
channel interface region. Here, the interface defects are caused by charge carriers in the channel,
some of which have sufficient energy to overcome the potential barrier of the gate dielectric and
are accelerated by the gate field. Collisions then occur with the ions in the interface region and
defects are created [9]. Like NBTI, HCI degrades performance gradually as the transistor ages
due to the permanent charge that builds up. This increases the threshold voltage and reduces
carrier mobility leading to slower switching.
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The two main influences on the number of interface defects accumulated due to HCI, termed
∆Nit, are the drain current, ID, and the gate field, Φ. ∆Nit is a good measure of the extent of
degradation in a device, and is modelled as [10]:
∆Nit = C
[
ID
W
exp
(
− Eit,e
qΛeΦ
)
t
]n
(2.2)
The important variables in (2.2) are ID, the drain current, t, the stress time, and Φ, the gate
field. The parameter n is initially 1, but gradually drops towards 0.5 as the trap generation rate
becomes diffusion-limited. W is the channel width, Eit,e is the critical trap-generation energy, q
is the elementary charge and λe the hot-electron mean free path. C is a fitting parameter.
As the trapped charge in the interface region increases, the threshold voltage increases and
the channel mobility, µ, decreases, resulting in an increase in gate propagation delay. These
parameter shifts are calculated thus [11]:
µ =
µ0
1 + α∆Nit
(2.3)
∆Vt =
q
Cox
∆Nit (2.4)
2.2.3 Time-dependent dielectric breakdown
In time-dependent dielectric breakdown (TDDB), a conductive path through the gate dielectric is
formed by an accumulation of defects that are created whenever there is a strong gate bias-voltage.
Hence, the process is highly dependent on the electric field in the gate dielectric. Once the defects
have sufficiently weakened the dielectric at a particular location, a significant gate leakage current,
IG, begins to flow, rapidly increasing in magnitude as the path is re-enforced [12].
The consequences of TDDB are variable because the breakdown path can vary in conductivity
and physical location. When the breakdown is mild, the resulting leakage current leads to an
increase in power consumption and a slowing of switching speed. More severe breakdowns lead to
even greater power consumption and prevent the transistor from switching at all.
For the majority of the transistor’s lifetime, oxide defects are generated, on average, at a
constant rate. Once a sufficient number are present in close proximity, the gate leakage current
increases abruptly and full breakdown shortly follows. Due to the randomness of defect generation,
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the time until breakdown occurs is expressed as a probability. A Weibull distribution is used to
model this as it represents the ‘weakest link’ nature of breakdown: [11]
F (t) = 1− exp[−(t/α)β ] (2.5)
where F (t) is the failure probability at a given stress time, t. α and β are fitting parameters.
2.2.4 Electromigration
Electromigration is a mechanism by which metal ions are physically displaced over time leading
to voids and deposits in interconnects. Initially the result is an increase in trace impedance, but
eventually open and short circuits can arise and cause hard faults [13]. The migration occurs due
to the physical influence of mobile charge carriers, so in CMOS signal interconnect its severity is
linked to current density.
2.2.5 Manufacturing defects and process variation
Manufacturing defects in FPGAs can be exhibited as circuit nodes which are stuck-at 0 or 1, or
switch too slowly to meet the timing specification. Defects also affect the interconnect network
and can cause short or open circuits and stuck open or closed pass transistors [14].
Related to defects is the problem of process variation, a term which refers to any parametric
differences (timing, power consumption etc.) between or within chips on manufacture. Tradi-
tionally, the main manifestation of process variation has been timing differences between dies,
and the solution has been speed binning. More recently, this approach is becoming insufficient as
variation within each die is becoming increasingly significant. Solutions to this problem currently
form an active area of research.
Of all the risks discussed here, manufacturing defects and process variation have the greatest
impact on VLSI technology at present and, hence, are the most well studied. Since they relate to
problems that are static when a device is manufactured, their causes fall outside the scope of this
thesis. However, the analysis and mitigation techniques that have been developed in response are
relevant to the reliability challenge and these are discussed in greater detail in the later sections
of this chapter.
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2.2.6 Single-event upsets and transients
Another class of fault which is widely discussed in relation to FPGAs comprises of single event
upsets (SEUs) and single event transients (SETs), caused by certain types of radiation [15].
This is of particular concern to aviation, nuclear research and space applications where devices
are exposed to higher levels of radiation and high levels of reliability are required. The most
commonly considered failure mode is the flipping of a memory (SRAM) cell in the configuration
memory, leading to an error in the logic function that persists until the configuration is refreshed
in a process known as scrubbing. Whilst this recovery method is not applicable to the permanent
changes caused by degradation, ways of detecting SEU faults are relevant, and are discussed later
in this chapter.
2.2.7 Trends and analysis
A common factor across all of the risks discussed here is that they are forecast to become more
significant as process scaling pushes forwards. Some of the biggest factors behind this are:
• greater circuit complexity introduces more points of failure,
• smaller feature sizes are more greatly affected by aberrations, energetic particles and
fundamental random variability,
• thinner gate dielectrics lead to a higher gate field magnitude,
• thinner wires and channels lead to higher current density, and
• novel processes and materials have unknown ageing behaviour.
Hence, all four of the ageing mechanisms presented here (NBTI, HCI, TDDB, electromigration),
are likely to become more severe as processes develop. Whilst there is a well-developed body
of research that identifies, characterises and proposes models for these mechanisms, the precise
higher-level effect on common circuit structures, such as those which make up an FPGA, is not
well studied.
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2.3 Functionality and performance testing and monitoring
This area of research is relevant in two ways. Firstly, if a system is to adapt to circuit ageing
as it unfolds there must be some way of monitoring or detecting faults and/or degradation.
Secondly, any experimental work will be reliant on such measurement techniques to generate
results. Methods vary greatly in their spatial precision — some give only a chip-wide indication
that there is a problem, while others can measure the performance of individual logic resources.
There are three main classes of identification techniques for faults and degradation:
• Redundant/concurrent error detection uses additional logic as a means of detecting when a
logic function is not generating the correct output.
• Off-line self-test methods cover any testing that is carried out when the FPGA is not
performing its operational function.
• On-line self-test techniques attempt to test or characterise the device without interupting
functionality
As discussed in the previous chapter, there is relatively little research on the high-level circuit
effects of ageing. Hence, much of the work examined in this section is concerned with the
better-understood problems of defects, variability and SEUs, or it makes the assumption that
ageing causes discrete circuit resources to become wholly unusable at unpredictable points over
the lifetime of a device.
The following sub-sections discuss different classes of fault-detection and device characterisation
techniques. Table 2.1 contains a qualitative comparison of the approaches against a variety of
relevant criteria.
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Table 2.1: Comparison of Fault Detection Methods
Method Latency Resource overhead Performance overhead Granularity Coverage
Modular redundancy Fast, single clock cycle Very large, at least 2× Very small, latency of
voting logic
Coarse, limited to size
of module
Good, all manifest errors are
detected
Concurrent error detec-
tion
Fast, single clock cycle Medium, trade-off with
coverage
Small, additional la-
tency of checking logic
Medium, trade-off with
resource
Medium, not practical for all
types of functionality
Off-line Slow, only when off-
line
Very small Small, start-up delay Fine, possible to detect
the exact error
Very good, all faults including
dormant
Roving (segmented in-
terconnect)
Medium, order of sec-
onds
Medium, empty test
block plus test con-
troller
Large, clock must
be stopped to swap
blocks. Critical paths
may lengthen
Fine, possible to detect
the exact error
Very good, multiple manifest
and latent faults are detected
Arrival time detection Fast, single clock cycle Low, only critical
paths need monitoring
Low, slightly increased
fan-out
Medium-fine, affected
register detected
As required but only timing
faults
Tunable replica circuit
(TRC)
Slow, only indicates
gradual changes
Low, TRC is small None, TRC indepen-
dent from function
Very coarse, whole-
device indication
Only gradual timing faults
that can be replicated on
TRC
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2.3.1 Redundancy
The principle of using redundancy to guarantee a reliable logical system was developed many years
before the advent of VLSI [16, 17], and today it is widely used as a method of fault detection in
FPGAs, particularly in the form of triple modular redundancy (TMR). The main driver for error
detection of this kind is the need to detect and correct errors due to SEUs and SETs. However,
these methods are also suitable for detecting permanent faults which occur whilst the system is
operating.
These detection methods work by invoking more than the minimum amount of logic than is
necessary to implement the logic function. When an error occurs, there is a disagreement between
the multiple parts of the circuit over which a particular calculation is processed and this is flagged
by some form of error detection function.
The simplest form of this kind of error detection is modular redundancy. A functional block
is replicated, usually two or three times and the outputs compared. If there are two modules
then a difference between the outputs indicates that one of the modules is faulty. If there are
three modules then, assuming a single fault, one group of outputs will differ from the other two.
The use of three modules identifies which of them is faulty and allows the correct output to be
propagated whilst a repair is underway.
Practical implementations of TMR partition the design into multiple sets of modules so that
transient errors do not stick in state-machines or registers [18]. The system proposed by D’Angelo
et al. is capable of distinguishing between permanent and transient errors, and also if the fault has
occurred in a module or the voting logic [19, 20]. Mojoli et al. described a modular redundancy
system is given which can detect multiple faults on start-up [21].
Concurrent error detection (CED) allows a more space efficient design than modular redun-
dancy. Extra bits are added to data flows and memories and are encoded with redundant logic,
for example parity information. Data validation circuitry at the output to functional blocks can
then detect faults which arise. The application of CED is very much dependent on the data flows
and algorithms of the design and the logic overhead that is required varies. It is least efficient for
small width signals such as those found in control logic.
CED techniques have been widely researched both in theory and in application to ASICs
[22], but implementation on FPGAs presents additional problems. Using traditional CAD tools
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for FPGAs, there is the problem that error detection logic can be removed or made ineffective
once it is minimised and implemented on programmable logic resources. Bolchini et al. sought to
address this by mapping a self-testing circuit using standard tools then testing and redesigning
any part where fault coverage had been lost [23]. Krasniewski developed a CED method for state
machines in FPGAs using embedded memory blocks [24]. Here, the memory blocks are used as
look-up tables for next state and output logic with embedded parity data. Any error in either
the memory or the controlling logic causes a parity mismatch and is detected by a parity checker.
A similar function can be carried out when a state machine is encoded using ‘one-hot’ logic; the
activation of more than one state at any time indicates an error. A full fault tolerant system
using CED was proposed by Huang et al. , where the error detection is broken down into regions
to provide a level of fault location [25].
Redundancy provides a very fast means of error detection as a fault is uncovered as soon as
an error propagates to the voting or validation logic. In addition, this form of error detection has
a small impact on timing performance — only the latency of voting or parity logic, or similar.
Modular redundancy detects all faults which become manifest at the output of a functional block,
including transient errors, providing the other block(s) are fully functional. In CED, coverage
comes at a trade-off with area overhead [26]. These methods provide no means of detecting
dormant faults, which may be relevant if an FPGA is going to be reconfigured in the field, either
for fault repair or to alter the functionality.
The chief drawback of redundancy as a method of error detection is the area overhead needed
to replicate functionality, which is over three times in the case of TMR [27]. Furthermore it
provides a limited resolution for identification of the faulty component. The fault can only be
pinned down to a particular functional block or, in the case of TMR, an instance of a functional
block. Fault resolution can be increased to a certain extent by breaking functional areas down
and adding additional error detection logic [25].
Redundancy does not have to be restricted to the circuit-area dimension. It is also possible to
detect errors in a trade-off with latency/data throughput. Lima et al. proposed a scheme where
operations are carried out twice [28]. In the second operation, operands are encoded in such a
way that they exercise the logic in a different way. The output is then passed through a suitable
decoder and compared to the original.
Although most of the work on redundancy has been aimed at detecting and correcting SEUs,
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there have been some notable publications which apply the techniques to fault detection. Parity
checking was used by Alderighi et al. as part of a fault tolerant scheme that is structured so
that detection is applied to small regular networks, rather than being bespoke to the function
that is implemented [29]. In the evolutionary system described by DeMara et al., dual modular
redundancy (DMR) is used to grade the ‘fitness’ of competing configurations (see section 2.4.2)
[30].
Redundant and data-checking detection systems are generally implemented as part of the
application configuration, as they fit around the specific data and control functions that make up
the circuit. They can be designed manually by the configuration engineer to fit the fault-detection
requirements of the application, or integrated automatically using tools, such as Xilinx’s TMRTool
[31].
An FPGA architecture was proposed by Durand that has error detection built in, so that
it is transparent to the configuration [32]. The system uses a combination of area and time
redundancy to identify errors at the cell level and subsequently trigger an automatic repair. The
practicality of this architecture is limited by the severe timing and area overheads of incorporating
the error detection logic in each cell. Hardware error checking is used in Altera’s Stratix FPGAs
to detect SEUs in configuration memory. This could be used to detect faults in configuration
logic that might otherwise be difficult to detect, but would need supplementing with soft-logic
error detection to provide adequate coverage of the whole device.
2.3.2 Oﬄine self-test
Off-line self-test is another widely-used technique, usually as a means of quickly characterising
timing or identifying manufacturing defects. Any scheme that does this without the need for any
external equipment is known as built-in self-test (BIST), and is a suitable candidate for fault and
degradation detection in the field.
The advantage of BIST as a test method is that it has no impact on an FPGA during normal
operation. The only overhead is the requirement to store test configurations, which may be
compressed due to their repetitive nature. BIST also allows complete coverage of the FPGA
fabric, including features that may be hard to test with an on-line test system, such as PLLs and
the clock network. As the entire resource set is tested, the BIST process is common to all designs
using a particular FPGA model and can be extended to cover a whole family of devices with little
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modification. The only additional work required to integrate BIST into a new FPGA design is to
provide storage for the BIST configuration and set up a trigger to load it at the desired time.
The major drawback of BIST for fault tolerant systems is that it can only detect the effects
of ageing during a dedicated test mode when the FPGA is not otherwise operational. Typically,
this would occur during system start-up, as part of a maintenance schedule, or in response to a
trigger from some form of error detection or system monitoring.
Fault and defect detection
BIST schemes for FPGAs work by having one or more test configurations which are loaded
separately to the operating configuration. Within the test configuration is a test pattern generator,
an output response analyser and, between them, the logic and interconnect to be tested arranged
in paths-under-test (PUTs). To be fully comprehensive, a BIST system will have to test not only
the logic and interconnect, but also the configuration network. Specialised features such as carry
chains, multipliers and PLLs also need to be considered. The Xilinx Virtex series of FPGAs
feature a self-configuration port which can speed up this process and reduce the need for external
logic [33].
Compared to traditional built-in and external test methods for ASICs, FPGAs have the
advantage of a regular structure that does not need a new test programme to be developed for
each design. Also, the ability to reconfigure an FPGA reduces or removes the need for dedicated
test structures to be built into the silicon [34]. However, with the ability to reconfigure comes a
vast number of permutations in the way the logic can be expressed, making optimisation of test
patterns important.
Published BIST methods have competed for coverage, test duration and memory overhead.
Many focus on testing just one subset of FPGA structures, e.g. interconnect, suggesting a
multi-phased approach may be appropriate for testing the whole chip. Testing of LUTs is a
mature field; the BIST scheme for LUTs proposed by Lu et al. is designed to minimise test time
[35], whilst Itazaki et al. give a means of detecting multiple faults in a single test block or PUT
[36]. Alaghi et al. also addressed multiple faults and concentrates on achieving the optimum
balance between granularity and test logic overhead [37].
Many publications have focussed on testing interconnect in response to the large amount
of configuration logic and silicon area it consumes [38, 39]. A method of exhaustive testing for
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multiple faults in global interconnect using six configurations is given by Sun et al. [40]. Smith
et al. proposed a BIST system for interconnect is given that reduces test time through a large
degree of self-configuration [41]. Harris et al. used a hierarchical approach which locates stuck-at
faults, short circuits and open circuits with the highest accuracy [42, 14].
Elements of BIST can be found in roving test systems, where only a small part of the FPGA
is taken off-line for testing at any point in time. Roving and off-line testing are both cited as
suitable applications for the delay-test method described by Abramovici and Stroud [43]. Doumar
et al. proposed an off-line test that uses a roving sequence to remove the need for reconfiguration;
instead a small self-test area is always present and is shifted around the array to gain full coverage
[44].
Timing Measurement
Recent BIST proposals have considered timing performance as well as stuck-at faults. Some authors
have targetted resistive-open defects in interconnect by testing for delay faults in interconnect
paths [45, 46]. Girard et al. considered the optimum test patterns for exercising delay faults
[47, 48].
Methods for analysing the propagation delays of logic chains have been proposed by timing
the difference between two paths using a ring oscillator [43], and more accurately by Wong et
al. by using a built-in PLL unit to match the clock speed to the propagation delay [49]. That
system has been developed to allow the testing of arbitrary combinatorial circuits with multiple
inputs and outputs [50]. The technique is known as transition probability and works by detecting
the changes switching activity that occur at circuit outputs when timing failures occur.
2.3.3 Online self-test
Roving fault detection
Roving detection exploits run-time reconfiguration to carry out BIST techniques on-line, in the
field, with a minimum of area overhead. In roving detection, the FPGA is split into equal-sized
regions. One of these is configured to perform self-test, while the remaining areas carry out the
design function of the FPGA. Over time, the test region is swapped with functional regions one
at a time so that the entire array can be tested while the FPGA remains functional. The process
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is illustrated in fig. 2.1.
Roving test has a lower area overhead than redundancy methods; the overhead comprising
of one self-test region and a controller to manage the reconfiguration process. The method also
gives excellent fault coverage and granularity, comparable to BIST methods.
Roving test is less intrusive than a full system halt to carry out off-line BIST and it is usually
possible to detect faults earlier. However, the speed of detection is not as good as redundancy
techniques. The detection latency depends on the period of a complete roving cycle; the best
reported implementations of roving test have maximum detection latency in the order of a second
[51].
Roving test impacts performance in two ways. Firstly, as the test region is moved through
the FPGA, connections between adjacent functional areas are stretched. This results in longer
signal delays and may force a reduction in the system clock speed, reported to be in the range of
2.5-15%. Secondly, implementations in current FPGAs require the functional blocks to be halted
as they are switched. A 250µs window for each swapping move has been reported [51].
The dominant work in the field of roving test and repair has been carried out by Emmert,
Stroud and Abramovici [51, 52]. Called Roving STARs, this system uses two test areas, one
covering entire rows and one covering entire columns. A roving test method was also proposed in
[53] — by using FPGAs with bussed, rather than segmented, interconnects, a system was devised
which had no impact on system clock performance. However, the resulting constraints on the
system topology and connectivity limit its applicability to the majority of systems.
Like off-line BIST, roving detection does not need adapting to application circuit, simplifying
its deployment and allowing a market to develop in 3rd party fault-detection IPs. However, as
the test process does have an impact on FPGA resource use and timing performance, careful
verification of the application design would be needed once it was integrated.
Arrival time detection
As the focus of reliability research has shifted towards identifying timing faults, techniques have
arisen that can detect the arrival time of edges at a register. The most well developed of these
is Razor [54], which is designed to detect and correct timing faults in heavily pipelined ASIC
architectures. The scheme works by adding shadow registers to all the registers in a design, which
clock the data input slightly later than the main register. If the shadow and main registers latch
Chapter 2. Background 31
different values then a timing fault has occurred and action can be taken (see section 2.4.1).
A similar system can be used to detect impending timing faults by latching the shadow clock
slightly before the main clock [55]. This way, if a register input changes within a guardband
ahead of the clock, a warning signal is generated that the device is operating close to the point of
timing failure. Only signals that are critical or likely to become critical need to be monitored, so
the scheme has a very low overhead.
Tunable replica circuits
A further method of monitoring timing changes in a device is to use a dedicated measurement
circuit known as a tunable replica circuit (TRC) [56]. The circuit is designed to age in a similar
fashion to the critical paths in the main circuit so that its timing can be used to infer overall
degradation in the device. The TRC does not form part of the design functionality of the system
so it can be measured without affecting operation. However, the principle depends on degradation
occurring in a deterministic fashion so that the behaviour of the TRC is representative of changes
in the main circuit.
2.4 Fault, defect and degradation mitigation
There has been a wealth of research into methods of making FPGAs resilient to defects and faults.
This reflects the fact that manufacturing defects have always been a problem for integrated circuits
while faults, mainly in the form of single-event upsets, are a major concern in space, avionics
and military applications, which are important FPGA markets. It is important to examine this
work as these established techniques demonstrate and exploit many of the features of FPGAs
that could be used to mitigate ageing. Authors have also considered problems arising due to
ageing, but the proposed techniques have tended to assume a hard-fault model. There has been
relatively little work examining preemptive measures to increase FPGA lifetime.
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Figure 2.1: In roving test, blocks of the FPGA are taken off-line one at a time for testing. By
shifting functionality between blocks, the device can remain operational.
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Figure 2.2: The design of an FPGA and its application can be abstracted to several levels.
Fault/degradation modelling and tolerance can be approached at numerous points in the hierarchy.
C
h
a
p
t
e
r
2
.
B
a
c
k
g
r
o
u
n
d
33
Table 2.2: Comparison of Fault Repair Methods
Method Flexibility Resource overhead Performance overhead Complexity of repair Repair level
Hardware Poor, limited fault count and
distribution tolerated
Medium, spare resources
required
Low, transparent to con-
figuration
Low, effected with hard-
ware switches
Logic/array
Multiple Configurations Poor, limited fault count and
distribution tolerated. Inter-
connect tolerance causes com-
plexity
Low, uses naturally spare
resources but requires
ROM for configurations
Low, each configuration
can be fully optimised
Medium, selection and
loading of configurations
Array
Pebble Shifting Medium, relies on nearby
spare PLBs
Low, uses naturally spare
resources
Medium, rerouting
causes uncertainty
High, rerouting necessary Array
Cluster Reconfig. Poor, reliant on spare re-
source in cluster. Poor tol-
erance in interconnect
Low, uses naturally spare
resources
Low, changes only local
interconnect, slight un-
certainty
Medium, analysis of logic,
no rerouting
Fabric
Cluster Reconfig. with
Pebble Shifting
Good, flexible solutions possi-
ble
Low, uses naturally spare
resources
Low, usually a fast al-
ternative will be found,
medium uncertainty
High, analysis of logic
and rerouting
Fabric/array
Constrained (Chain Shift-
ing)
Poor, limited fault count and
distribution tolerated. Poor
for interconnect
Medium, a set of inter-
connect must be reserved
Low Low, alternative routing
already reserved
Array
Evolutionary Good, implementation is com-
pletely flexible
Large, configuration
grading and storage
Variable, solution is ar-
rived through random
mutations
Massive, may take a long
time to repair
App.
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As illustrated in fig. 2.2, an FPGA architecture can be abstracted to a number of levels, from
a transistor netlist to a modular application. Traditionally, reliability has been guaranteed at
the lowest level through the efforts of process engineering but there have been many interesting
proposals for mitigating ageing at higher levels. They can be classified as follows:
Hardware Hardware level intervention operates on the underlying circuit resources in such a
way that the device retains its original number and arrangement of useable logic clusters
and interconnects, and no change to the configuration bitstream is required.
Configuration Preemptive or responsive action at the configuration level exploits the flexibility
of the FPGA resource array and the large number of implementations that are possible for
a given design.
System A higher level of repair can be carried out at the system level. When a design is highly
modular a fault can be tolerated by the use of a spare functional block, or by providing
degraded performance. [57].
It should be noted that some fault detection methods also provide a level of fault tolerance.
The voting system in TMR allows the erroneous output of one module to be ignored. Also, roving
test provides fault tolerance by stopping the roving process if a fault is detected. If the fault
stays within the test area it will not be used by the operational part of the FPGA. In both these
situations, the system operates in a reliability degraded state where another fault would not be
tolerated and may not even be detected. But they do allow the system to carry on functioning
whilst a permanent repair is carried out.
To date, manufacturing defects are a far more common type of fault than failures in the
field and have been the focus of practical fault tolerance efforts in industry. The challenge of
attaining an economic yield in FPGA manufacture will intensify along with the challenge of
ensuring reliability, and it is likely that measures to tackle defects, process variation and reliability
could be combined. The key difference is that overcoming manufacturing defects only needs to be
done once and does not need to involve the end user of an FPGA or even, for hardware-level
repair, the OEM who installs and configures it. Therefore, defect tolerance can be viewed as
a subset of ageing and fault tolerance, where the process is applied during manufacture. The
techniques discussed in this section are targetted at in-field failure, but could also be applied to
manufacturing defects in this way.
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In this section, proposals for FPGA fault and degradation tolerance are reviewed. The
proposals are a range of hardware, software and system implementations and cover the whole
FPGA design hierarchy above the transistor level. Table 2.2 summarises the classes of fault repair
techniques that have been reported and evaluates them against a range of metrics.
2.4.1 Hardware-level
The regular structure of FPGAs makes them suitable candidates for hardware level repair, using
methods similar to those used for defect tolerance in memory devices. In the event of a fault, a
part of the circuit can be mapped to another part with no change in function.
Hardware level repair has the advantage of being transparent to the configuration. This makes
repair a simple process, as the repair controller does not need any knowledge of the placement and
routing of the design. Another benefit is that the timing performance of the repaired FPGA can
be guaranteed, as any faulty element will be replaced by a pre-determined alternative. Switching
in spare resources will change timing slightly, for example net lengths may change, but worst-case
timing is known in advance and can be accounted for at design-time. A fault-tolerant system
using hardware-level repair with off-line BIST could be packaged with a FPGA architecture and
require little work to integrate it into an application nor maintenance intervention in the field.
Hardware level fault tolerance has a drawback in that it can tolerate just a low number of faults
for a given area overhead and there are likely to be certain patterns of faults which cannot be
tolerated.
The first methods of this kind were based on column/row shifting [58, 59]. Multiplexers are
introduced at the ends of lines of cells that allow a whole row or column to be bypassed, by shifting
across to a spare line of cells at the end of the array. A column/row shifting architecture was
proposed by Durand, which could repair faults in the field by shifting the configuration memory
[32]. If the FPGA is bus-based, the shifted cells can connect to the same lines of interconnect. For
segmented interconnect, bypass sections need to be added to skip the faulty row/column. Today,
column/row shifting has found its way into commercial FPGA designs for defect tolerance [60].
As illustrated in fig. 2.3, adding more bypass connections and multiplexers allows greater
flexibility for tolerating multiple faults and makes more efficient use of spare resources [61]. Faults
in the configuration logic were considered by Howard et al. and the proposed solution was to split
the FPGA up into sub-arrays which can be configured independently [62].
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The Razor scheme [54] is designed to provide hardware-level tolerance for timing faults in
pipelined datapaths. Timing faults trigger a pipeline stall, which allows the erroneous register data
to be replaced with correct data that has been recorded in a shadow register. Accommodating
timing faults in this way opens up interesting possibilities for running devices beyond normal
limits, trading-off the incurred pipeline stalls for higher clock frequency or lower power. Although
proposed for use in ASICs, the technology could be employed in FPGAs either as an architectural
enhancement or as part of the soft-logic design.
Architectural enhancements for fault tolerance
The majority of fault repair methods that are based on reconfiguration target standard generic or
commercial FPGA architectures. There exists some research that considers possible enhancements
to FPGA architectures to improve the effectiveness of configuration-based repair.
The architecture of switch blocks and switch block arrays was considered by Huang et al. with
respect to the ease of rerouting to avoid an interconnect fault [63]. An algorithm is developed
which evaluates the ‘routability’ of a generic parameterised interconnect model when faced with
different numbers and types of fault. The results of the analysis show the expected trade-off
between better fault tolerance and lower area overhead, and that switch matrices of different
topologies exhibit different fault-tolerance characteristics.
Switch matrix design was also explored by Campregher et al. and the analysis used to develop
a fault tolerant scheme [64]. An algorithm is given which evaluates a given routing channel in
terms of a connectivity matrix; this shows all the possible point-to-point connections and the
number of these which have alternative routings. From this, it is possible to add extra strategic
switches to give the greatest increase in routing redundancy for the smallest overhead. This
scheme is aimed primarily at yield enhancement and does not aim to give complete fault coverage
or tolerance for multiple faults, as these would not be an efficient use of additional silicon area.
2.4.2 Configuration-level
Although hardware-level repair is attractive for defect tolerance because it is mostly transparent
at the configuration level, the proposed schemes have not proved flexible or efficient enough for
use in reliability enhancement. Unlocking the full adaptability offered by FPGAs means looking
at how we can use configuration and reconfiguration. This brings the problem a step closer to the
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end-user but a number of strategies have been proposed, some of which could be implemented
with little design or operational overhead.
Reliability-aware configuration
An unobtrusive method to improve reliability is to build awareness of ageing mechanisms into the
design-time CAD flow. Just as current algorithms produce FPGA configurations to meet timing
constraints, future software could model degradation and optimise designs to meet a lifetime
constraint. The main benefit of this method is that the strategy fits well into existing design
flows and does not cause hardware or performance overheads in the field. However, it is only
effective if degradation can be forecast accurately at design-time and is sensitive to the design
options available.
Work in this area is relatively immature at present. Bsoul et al. recently demonstrated a novel
placement algorithm in a work which considered timing degradation alongside process variation
[65]. The reported benefits are promising, but the degradation model used depends only on
process parameters and ignores any functional impacts.
Alternative configurations
A straightforward way of achieving fault tolerance is to pre-compile alternative configurations.
As long as a configuration exists in which a given resource is unused, the FPGA can be repaired
should that resource become faulty. Lach et al. split the FPGA into tiles, each with its own set of
configurations which have a common functionality and interface to the adjacent tiles [66, 67, 68].
The replacement of a faulty tile is illustrated in fig. 2.4.
Pre-compilation of the alternative configurations makes a repair simple to compute in the
field; the replacement configurations can simply be indexed by the location of the unused/faulty
resource or resources. It also guarantees the timing performance of the repaired design. Software
tools could generate the configuration set for any design, as long as sufficient spare resources are
available, and a simple index could select a repair configuration based on the location of the fault.
This strategy performs relatively poorly in terms of area efficiency and multiple fault tolerance.
It is dependent on there being a configuration available in which any given resource is set aside as
a spare. If only a small amount of spare resource is available then a large number of configurations
are needed to cover all possible faults. Allocating more spare resources allows a smaller number
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Figure 2.3: Row/column shifting is a trade-off: a greater number of multiplexers increases the
area and timing overhead, but allows a greater number of faults to be accommodated.
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Figure 2.4: An alternative configuration is selected to repair a tile of clusters containing a faulty
resource
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of configurations, but that reduces the amount of functionality that can fit in the FPGA. If the
system is required to tolerate multiple faults, the number of configurations can easily become
prohibitive, especially if they must be stored and recalled in the field. As the configurations are
likely to have a significant amount of commonality, compression can be used to mitigate the ROM
overhead, though this then requires decoding logic. Splitting the array into tiles allows multiple
faults to be tolerated with superior overhead efficiency, but introduces complications if a fault
occurs on the interface between adjacent tiles.
The technique has also been proposed as a means of overcoming timing variation [69]. Here, a
set of configurations are generated where each allocates different resources to the critical path.
Upon commissioning, a configuration is selected that meets timing requirements and so there is a
yield benefit. This raises the possibility that in-service performance degradation could also be
corrected by switching configurations. Unlike techniques that assume a hard-fault model, this
would cope better with the progressive degradation of a significant proportion of logic resources.
Many of the advantages of a pre-computed configuration set are retained, but selecting the best
performing configuration requires some form of timing measurement.
It has also been proposed that configurations could be switched as a preemptive measure
against degradation. The strategy uses a principle of load-balancing or wear-levelling that is
common in the engineering world and, for example, is used today to increase the lifetime of flash
memory. In FPGAs, such a scheme would avoid the need to measure and react to ageing, as long
as the functional and configuration factors driving degradation could be forecast. Srinivasan et
al. proposed a variety of wear-levelling techniques to mitigate various degradation mechanisms
[70]. For example, areas of high switching activity are relocated to avoid hotspots for hot-carrier
injection, while rerouting lessens the impact of electromigration on interconnect.
Incremental CAD
An attractive approach to fault tolerance is to recompute the mapping, placement and routing
of the FPGA in the field. This has the potential to be a very efficient method as it can exploit,
slow or partially faulty resources, as well as the residual amount of spare resource which is found
in virtually all practical FPGA designs. It is also the only method capable of handling large
numbers of faults or widespread performance changes in an arbitrary pattern. The challenge to
overcome is that the mapping, placement and routing tools of an FPGA CAD system must be
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adapted to operate autonomously on an embedded platform. This will impose constraints on
processing power, memory and the time available to compute a new configuration.
A simple method of tolerating faults in logic clusters exists if the cluster can be reconfigured
to work around the fault [71, 51]. A typical example of this kind of repair is the swapping of a
faulty LUT input with an unused one. Repair within a cluster is attractive because it has only a
small impact on the global routing of the device, which makes the repair easy to compute and
guarantees only a slight impact on timing performance. However, a repair of this kind is not
always possible; there may be no spare resource of the type needed or there may be architectural
constraints which prevent it being used without changing other clusters and global interconnect.
This is especially true where hardware optimisations are used such as carry chains and distributed
RAM.
If there are spare clusters, then these can be used to replace faulty ones. To minimise the
impact on timing and routing in the area around the fault, pebble shifting may be used. An
illustration of this method is shown in fig. 2.5, where a number of clusters are shifted to carry out
the repair. Cheng et al. give an algorithm that calculates the cost of potential shifting moves
as a function of additional routing distance and congestion in routing channels [72]. Using this
information, the entire repair can be optimised so that it causes the smallest reduction in timing
performance and the least perturbation to the wider routing of the device.
In order to reconnect displaced clusters or to repair faulty interconnect an incremental router
can be used. One such algorithm was developed by Emmert et al. [73]. The router is optimised
for deployment in the field and hence has a small hardware and memory requirement. Invalid
nets are ripped-up and rerouted one at a time within a restricted window of the array. The router
determines the placement and routing of the existing design by reading back the configuration
memory so it does not need to read or modify a separate netlist database. A similar strategy is
adopted by [71] and a performance evaluation is given.
Cluster reconfiguration, pebble shifting and incremental routing can be combined to implement
a flexible and efficient fault tolerant system. Lakamraj et al. and Abramovici et al. both recognised
that cluster reconfiguration is a good first line of defence against faults because it is simple to
evaluate and makes use of ‘naturally’ spare resources [71, 51]. However, as it cannot guarantee a
repair, pebble shifting and incremental routing are also needed to form a robust system. The
approaches were merged by Emmert, Stroud and Abramovici so that a faulty cluster can still be
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used as a spare for logic expressions which do not require the faulty component [52]. This further
enhances the efficiency of the system as fewer dedicated spare clusters are needed.
To date, most work on in-field, incremental CAD has considered only hard faults, but there is
an active area of research in the field of variation-aware placement and routing [74]. Here, the
aim is to modify the configuration for each chip to account for timing variation across the logic
resources. Such a system could potentially be adopted to cope with timing changes that arise
due to ageing.
Although self-redesign in the field is a complex task for an FPGA-based system, it is becoming
increasingly feasible as FPGAs become larger and more powerful. Also, an increasing number of
applications use microprocessor cores which are either implemented in soft-logic or are embedded
into the silicon as dedicated modules. A general-purpose microprocessor platform could be
turned over to the task of self-repair when a fault arises, provided it remains operational. An
alternative would be to compute a repair configuration remotely and download it to the device;
this would require some form of communication resource. Providing the necessary computation or
communication resources would create a significant workload for designers integrating this form
of fault-recovery into a system, though the incremental CAD algorithm itself would be general
purpose.
Constrained and coarse-grained repair
Incremental mapping, placement and routing provide a high degree of flexibility for dealing
with random fault patterns, especially when cluster reconfiguration and pebble shifting are used
together. However, this comes at the cost of increased computational effort for the repair which
must be carried out in the field. Some publications have proposed less complex solutions by
structuring the design such that the repair mechanism can operate over a limited set of parameters.
A repair method known as chain shifting is given by Hanchek et al. [75]. Here, clusters are
arranged into chains, each with one or more spare clusters at the end. The spare clusters are
allocated when the device configuration is compiled along with a set of spare interconnects. If a
cluster becomes faulty in the field, the chain can be shifted along to use a spare at the end. The
pre-allocated interconnect is used to restore the original connectivity (see fig. 2.6). This method
has the advantage that it does not require placement and routing in the field; the allocation of
repair resources can be computed by software tools within the configuration CAD flow. Also, the
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worst-case performance of the repaired design is known. However, each chain requires a certain
amount of spare resource and can only tolerate a given number of failures. Hence, this method
does not use its area overhead as efficiently as more intelligent approaches.
Alderighi et al. presented a multi-level approach to fault tolerance, which consists of an array
of small, reconfigurable multistage interconnection networks (MINs) [29]. Each MIN contains
an amount of redundant logic so that some faults can be masked entirely [76]. After this, the
system aims primarily to correct faults by reconfiguring the network. If a repair in this way is not
possible the system can resort to more extensive slice or device-wide methods such as swapping a
whole network with a spare and re-routing the design as necessary. The results show that, on
average, several faults can be tolerated on each network using network-level repair. However,
repair at this level cannot be guaranteed beyond the first fault. The area overhead of this system
is large, given the redundancy that is built in and the use of a parity checker to validate every
network.
Evolutionary algorithms
Reconfiguration makes FPGAs well suited to evolutionary algorithms, where random changes are
made to a design to overcome faults and improve performance. The outcome of each change is
monitored so that, over time, beneficial changes are retained and the design becomes faster or
more efficient, or produces fewer errors. Unlike other ageing recovery methods, an evolutionary
approach does not need to know the location and nature of all the faults affecting a device. Instead,
some form of error and performance checking is used to grade the ‘fitness’ of each attempted
configuration.
Evolutionary algorithms have been tested as a means of synthesising and repairing FPGA
configurations. Stuck-at faults were simulated by Larchev et al. in a range of simple logic circuits
by changing bits in the configuration data [77]. The configuration then went through a iterative
evolution process. The results showed that in all cases there was an improvement in the correctness
of the circuit output. However, a complete repair was not guaranteed even when the fault density
was low. The authors suggest that a wider redundant scheme could be implemented around the
evolved modules to correct any residual errors.
Shanthi et al. suggested the use of redundancy to complement an evolutionary repair mechanism
[78]. The focus in this work is the use of an evolutionary algorithm to generate a configuration
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Figure 2.5: In pebble shifting, logic functions are shifted to replace a fault cluster with a spare
one
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Figure 2.6: Clusters are shifted along a predefined chain using spare interconnect that has already
been allocated
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Figure 2.7: In this example of an evolutionary repair system [30], candidate configurations are
taken from pool, graded against each other and mutated if faulty
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that is tolerant to faults through the use of redundant elements. The granularity of system is
considered and the results show a trade-off between the level of fault tolerance possible and the
number of iterations needed to reach a solution.
Demara et al. proposed a complete system for achieving fault tolerance, based on a pool of
competitive configurations [30]. To detect errors and assign a fitness to each configuration, two
functionally identical configurations are invoked from the pool and the outputs are compared.
Over time, different pairs are selected and each configuration accumulates a score representing
the number of miss-matches it has generated. Configurations which exceed a certain threshold
are put through a mutation process to attempt to correct the fault. The process is illustrated in
fig. 2.7. Evolutionary hardware is a research field that encompasses more than just FPGAs. A
finer-grained system based on field-programmable transistor arrays (FPTAs) is developed and
tested in [79].
An evolutionary approach allows a large degree of flexibility with the number and distribution
of faults that can be tolerated. It does not need to carry out tests to locate and classify faults
and it can discover ways to use partially faulty resources that would otherwise require complex
modelling. It is best suited to numerical and data-flow applications, where faults are less likely to
be catastrophic and error-detection circuitry can be added to quantify the error rate.
The main disadvantage to evolutionary fault tolerance is that the overheads are very large.
Error detection circuitry must be designed to check the outputs and this could require a large
amount of resource if an error-free output is required. Also needed is a controller to manage
the configuration updates. As the process in random, there is also no guarantee of how long a
solution will take to evolve following a fault, or what its timing performance will be – though
improved timing could be selected for by the evolutionary algorithm.
2.5 Conclusion
In this chapter we have seen that there is a wealth of research about the reliability of FPGAs,
and it is possible to identify some emerging themes:
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Degradation Mechanisms and ageing behaviour
Several degradation mechanisms affect VLSI devices and all are exacerbated by process scaling.
There are links with the other growing challenges of manufacturing defects and process variation.
Although there is a good understanding of degradation mechanisms at a transistor level, little
work has been done to establish the ageing behaviour of basic FPGA logic resources.
Fault and ageing detection
Much work exists for the detection of existing problems such as manufacturing defects and
single-event upsets. These methods have been adapted to allow the detection of failures due to
ageing but, in many cases, assume that hard faults are the primary failure mode. Only recently
have there been proposals for monitoring timing degradation in the field, although there exist
accurate and practical techniques for oﬄine measurement of timing performance.
Ageing mitigation
Like research into fault and degradation detection, many proposed mitigation schemes are
adaptations of techniques for defect-tolerance and assume that ageing leads to the hard failure
of discrete logic resources. The literature highlights some interesting and valuable techniques,
but there is a clear need for further work that takes a more nuanced approach to the problem.
The newly-emerging field of FPGA failure prevention through degradation-aware CAD and
wear-levelling could offer some very promising research.
Chapter 3
Modelling Degradation in FPGAs
3.1 Introduction
This chapter details a modelling technique for degradation in FPGAs and shows what predictions
can be made about ageing behaviour. The work was published at the International Confer-
ence on Field Programmable Technology in 2009 [4] and the International Symposium on Field
Programmable Gate Arrays in 2010 [5].
The main advantage of using modelling for degradation research is that results can be generated
cheaply — no FPGA hardware is required — and quickly — there is no need to wait for devices
to age. Also, as it was not practical to fabricate custom FPGAs for this work, modelling has the
flexibility to experiment on speculative processes and architectures.
Beyond the exploratory work of this thesis, an accurate degradation model is also an important
requirement for applying degradation mitigation in practice. As will be seen later in this thesis,
there is a strong case for incorporating degradation modelling into the FPGA CAD flow —
whether to predict lifetime, to minimise ageing by making passive design changes, or to implement
active degradation reduction and correction techniques.
3.2 Method
The degradation modelling process is illustrated in fig. 3.1. It consists of three sub-processes:
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Figure 3.1: The process for modelling the effects of ageing on a circuit.
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Stress simulation: A transient simulation is used to find out the exposure of each transistor
in the circuit to electrical stress.
Transistor substitution: The electrical stress traces are used to create post-degradation
models for each transistor by applying degradation models.
Post-degradation characterisation: The circuit is simulated with the new models to deter-
mine the effects of degradation.
This basic flow is popular in VLSI research and is becoming increasingly common in IC CAD
tool flows for design. The approach in this thesis was developed from that described by Li, Qin
and Bernstein in IEEE Transactions on Device and Materials Reliability in 2008 [11].
3.2.1 Stress simulation
The first process is a stress simulation. The goal is to find the voltage and current levels that
each transistor is exposed to, as these determine the rate of degradation. There are two inputs to
this process:
• A netlist with transistor models for the circuit under consideration, and
• A set of stress input vectors, which stimulate the circuit in a manner typical of its intended
useage conditions,
and one output:
• Gate–source voltage (VGS) and drain current (ID) traces for each transistor in the design.
Circuit netlist
A 2-input, pass-transistor multiplexer (MUX)/lookup table (LUT) was modelled as it is a
widespread circuit in FPGAs. It can be cascaded to form larger LUTS of four or more inputs and
is also found in the switches that control local and global interconnect. Not only do circuits like
this contribute significantly to the propagation delay of critical paths, they also are the basis for
much of the functional flexibility of the FPGA. Hence, they are important for both understanding
and predicting degradation, and any effort to mitigate it using reconfiguration.
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Figure 3.2: Schematic of the MUX/LUT circuit used in modelling work, with transistor sizes.
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Figure 3.3: Two input MUXes/LUTs are used in FPGAs to create: (a) static logic functions or
ROMS, and (b) multiplexers or distributed RAM.
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The circuit diagram for the LUT is given in fig. 3.2 — this design has been popular in
commercial FPGAs for some time due to its low transistor count and, hence, small footprint [80].
The main features of the circuit are:
• Two select inputs, S0 and S1, which are buffered and complemented to enable the required
pass transistors.
• Four data inputs, I0–I3, which are also buffered. In a practical FPGA, the buffers may be
part of the SRAM configuration circuitry.
• Six pass transistors form the multiplexer that selects the output.
• An output inverter drives the circuit load. The NMOS pass transistors are poor at
propagating a high logic level so a weak level-restoring transistor, M14, is used to improve
performance.
Stress vectors
Sets of stress vectors were developed to represent a range of likely usage scenarios. One of the
most important distinctions between applications of the base circuit is whether data inputs
I0–I3 are static or switching. In fig. 3.3, the basic MUX is employed in two larger FPGA
components: (a) a 4-input LUT, and (b) a 16-bit RAM or 16-to-1 multiplexer. MUXes with
static, configuration-dependent, data inputs are marked ROM, while those with fully dynamic
inputs are marked MUX.
Both of these applications were simulated with stress vectors. For LUTs, 2-input logic functions
XOR, AND, NAND, OR and NOR were created, with a uniformly-distributed, Gray-code vector
presented to the select inputs S0 and S1. To simulate stress in MUXes, all six inputs were given
a Gray-code input. Experiments were carried out using the Spectre circuit simulator and 45nm
MOSFET models from the NIMO group at Arizona State University [81].
3.2.2 Transistor substitution
In transistor substitution, replacement transistor models are created that exhibit post-degradation
behaviour. The models are specific to the ageing mechanism being considered — for TDDB, they
consist of substitute sub-circuits, while for HCI and NBTI transistor parameters are changed.
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Figure 3.4: A pair of sub-circuits are used to model the post-breakdown behaviour of transistors
TDDB
The rapid onset of TDDB means that it can be treated as a discrete event, so transistor behaviour
is modelled as either fully normal or fully defective. Furthermore, breakdown is rare enough that
it is sufficient to consider LUTs with only one defective transistor. The probability of breakdown
increases over time, and is modelled thus:
F (t) = 1− exp[−(t/α)β ] (3.1)
Here, t is the stress exposure time, essentially the circuit age times the on duty-cycle of the
transistor. α and β are process constants.
To simulate the effect breakdown, the affected transistor is substituted by one of two breakdown
model sub-circuits, shown in fig. 3.4. These models are part of a set developed by Segura et al
[82] and split the original transistor into a pair of short-length devices, representing the channel
either side of the breakdown. The conduction path itself is modelled with a resistor. The severity
of a breakdown depends on its position along the gate and the magnitude of IG. Experiments
have shown the equivalent resistance of the breakdown paths can vary between a few kΩ and
approaching 100kΩ [83].
The terminology for types of breakdown is somewhat loosely defined but here, hard breakdown
is used to describe failures which inhibit the proper logic function of the circuit and alter the
truth-table. Soft breakdown refers to high-impedance conductive paths which only affect the
timing and power characteristics of the circuit. Both types of failure are examined in this study.
Soft breakdown was modelled with a resistance of 50kΩ; capable of causing substantial timing
changes without preventing the circuit from functioning. For hard breakdown, 5kΩ and 2kΩ
models were used.
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HCI
The severity of HCI degradation is quantified by the increase in the number of interface traps,
calculated thus:
∆Nit ∝
∫
(kIDt)
ndt (3.2)
Stress simulation has given the trace of ID versus time used in the integral, while k and n
are constants. The result, ∆Nit is then used to model the effect of HCI by altering the carrier
mobility and threshold voltage parameters of the transistor models as follows [11]:
µ =
µ0
1 + α∆Nit
(3.3)
Vt =
q
Cox
∆Nit + Vt0 (3.4)
Post-degradation mobility, µ, and threshold voltage, Vt are given as functions of their zero-aged
values µ0 and Vt0.
NBTI
For NBTI, threshold voltage is calculated using the trace of VGS versus time as follows:
∆Vt =
∫
exp(−βVGS) exp(−Ea
κT
)tndt+ Vt0 (3.5)
Similarly to HCI, a new Vt is calculated for each transistor in the design using the results
from the stress simulation.
3.2.3 Post-degradation characterisation
The final stage of the modelling process is a stress effects simulation. Each transistor in the
design is a given a new model that reflects the type of degradation under consideration and the
magnitude of stress endured. Transient simulations are then carried out, this time with input
stimuli for measuring circuit characteristics.
The circuit characteristics considered were:
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MUX XOR AND NAND OR NOR
M0 23.4 23.4 23.4 23.4 23.4 23.4
M1 23.4 23.4 23.4 23.4 23.4 23.4
M2 23.4 23.4 23.4 23.4 23.4 23.4
M3 23.4 23.4 23.4 23.4 23.4 23.4
M4 23.4 23.4 23.4 23.4 23.4 23.4
M5 23.4 23.4 23.4 23.4 23.4 23.4
M6 23.4 23.4 23.4 23.4 23.4 23.4
M7 23.4 23.4 23.4 23.4 23.4 23.4
M8 23.4 72.9 0.0 72.9 0.0 72.9
M10 23.4 0.0 72.9 0.0 72.9 0.0
M11 23.4 0.0 72.9 0.0 0.0 72.9
M15 23.4 72.9 0.0 72.9 72.9 0.0
M17 23.4 0.0 72.9 0.0 0.0 72.9
M21 23.4 72.9 0.0 72.9 72.9 0.0
M22 23.4 72.9 72.9 0.0 72.9 0.0
M24 23.4 0.0 0.0 72.9 0.0 72.9
M9 23.4 23.4 23.4 23.4 23.4 23.4
M12 23.4 23.4 23.4 23.4 23.4 23.4
M18 23.4 23.4 23.4 23.4 23.4 23.4
M23 23.4 23.4 23.4 23.4 23.4 23.4
M13 7.5 7.5 7.5 7.5 23.4 0.0
M19 7.5 7.5 0.0 23.4 7.5 7.5
M14 23.4 23.4 45.5 7.5 7.5 45.5
M16 23.4 23.4 7.5 45.5 45.5 7.5
M20 23.4 23.4 45.5 7.5 7.5 45.5
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Table 3.1: The probability of breakdown is given for each transistor over a range of usage
conditions: a multiplexer and five static logic functions.
• Timing, measured on every transition path through the design,
• Power, measured under various usage scenarios, and
• Functionality, by checking the logical correctness of the output under various configurations.
The modelling process can be employed in a multi-pass manner, where the transistor models
are updated several times to reflect successive points in the circuit’s life. This can capture any
effect that degradation has on the stress exposure in the circuit. However, this approach is not
used in this work because the influence on the final outcome is relatively minor.
3.3 Results: TDDB
3.3.1 Stress characteristics
Applying equation 3.1 to stress simulation data allows us to calculate the probability of failure
of each transistor in the circuit. Table 3.1 shows these probabilities for the LUT circuit under
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six operating modes at an age of 30,000 hours. Process constant β takes the value 1.64 from
the literature, while α is set at 1× 109 to give accumulated failures affecting 10’s of LUTs in a
moderately-sized FPGA after 30,000 hours [11].
The data show that all the transistors in the LUT are susceptible to failure under certain
operating modes. For example, transistor M8 is very susceptible to breakdown when XOR, NAND
or NOR functions are configured, while transistor M16 is most likely to fail under NAND and OR
configurations. The devices associated with inputs I0–I3 demonstrate the strongest dependence of
breakdown probability on logic level and duty cycle — static logic functions cause the strongest
contrasts in these transistors because they stay in one state for as long as the FPGA is configured.
In these results select inputs S0 and S1 are assumed to be randomly switching with a uniform
occurrence of all states. The impact of static levels in the data inputs shows that, for an accurate
simulation of a full design, the state distribution of the select inputs too. Under the right stimulus
any of the transistors in the circuit could be maximally or minimally stressed. Hence, for a
practical application of the degradation model, it is essential to have a set of expected input
vectors and a functional simulation of the design.
TDDB is a stochastic process — each transistor has a low probability of breakdown but the
failure of the design can depend on just one occurrence among many millions of devices. So, to
examine the effect of TDDB on performance and functionality, the role of all the transistors must
be considered but it is valid to assume that only one fault is likely to occur in a LUT.
3.3.2 Consequences of soft breakdown
Timing
The main concern when a transistor suffers soft breakdown is the effect on timing. To assess
this, simulations of a two-input LUT were carried out with a soft breakdown model substituted
for each transistor in turn. In each simulation the propagation delay was measured from every
input to the output under all the possible combinations of input and output edges. The timing
data were compared to data from a fault-free simulation to obtain the increase in delay for each
propagation path and each soft-breakdown fault.
The timing changes following breakdown are displayed in Table 3.2. The data show, for
example, that breakdown of transistor M18 has no effect to the delay measured from inputs I2
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S0 S1 I0 I1 I2 I3
M0 17.3 2.9 0.0 1.9 0.0 2.1
M1 10.3 3.0 2.0 0.0 2.1 0.0
M2 2.5 15.9 0.0 0.0 3.0 3.1
M3 2.4 7.9 2.9 3.0 0.0 0.0
M4 9.9 0.0 0.0 0.0 0.0 0.0
M5 7.8 3.0 0.0 2.8 0.0 2.8
M6 0.1 9.7 0.0 0.0 0.0 0.0
M7 2.1 7.9 0.0 0.0 3.0 3.0
M8 0.8 0.4 12.1 0.0 0.0 0.0
M10 8.7 7.7 20.5 0.0 0.0 0.0
M11 1.0 0.4 0.0 12.1 0.0 0.0
M15 9.7 7.7 0.0 20.5 0.0 0.0
M17 0.8 0.4 0.0 0.0 12.1 0.0
M21 8.7 9.3 0.0 0.0 20.5 0.0
M22 1.0 0.4 0.0 0.0 0.0 12.1
M24 9.7 9.3 0.0 0.0 0.0 20.6
M9 25.3 21.9 33.7 0.0 2.6 0.0
M12 31.9 21.9 0.0 33.7 0.0 2.6
M18 82.1 79.9 87.9 88.6 ‐0.1 ‐0.1
M23 25.3 25.8 2.6 0.0 33.9 0.0
M13 81.9 89.9 ‐0.1 ‐0.1 89.2 88.3
M19 31.7 25.8 0.0 2.6 0.0 33.9
M14 2.8 2.7 2.5 2.4 2.4 2.5
M16 13.0 13.5 17.6 17.6 17.7 17.7
M20 109.1 109.2 103.3 103.7 103.4 103.9O
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Table 3.2: The effect of soft breakdowns on timing paths through the LUT. The typical fault-free
delay of the LUT is approximately 27ps, and in some cases breakdown has increased this by a
factor of 3–4.
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and I3, but causes 80–90 ps additional delay to transitions on inputs S0–S1 and I0–I1. In general,
transistor breakdown in the input buffer logic has a fairly minor effect on timing. An increase of
10–20ps is large in comparison to the original delay of the LUT (around 27ps on average), but a
circuit with a critical path delay of several nanoseconds would not be greatly affected.
The consequences of TDDB are more serious in the pass transistor and output logic of the
LUT, where delay impacts of 80–100ps are seen. However, with the exception of a breakdown
of transistor M20, only some of the timing paths are seriously affected by any particular fault.
Depending on which inputs to the circuit form a critical path, it would be quite possible that
useage of the LUT could continue, with or without reconfiguration.
Power
The large increase in IG, the gate leakage current, of a faulty transistor leads to a large increase
in static power consumption. With the 50kΩ breakdown model, static power consumption for the
LUT increases by approximately 3x whilst the affected transistor is switched on. When the faulty
transistor is switched off, power consumption is not affected.
Relative to normal operation, the increase in power dissipation seen by a single faulty transistor
is extremely large. However, with an increase in the order of 10µW per faulty transistor, and
taking account of the likely duty cycle, a large number of soft breakdowns would be needed before
power consumption becomes a problem at the device level.
3.3.3 Consequences of hard breakdown
Timing
If IG is sufficiently large, the logic function of the LUT can be changed. However, this does
not mean it can no longer be used. To find what functionality could be obtained from a faulty
LUT, simulations were carried out with single transistors replaced with post-breakdown models.
First, the implementation of a LUT as a static logic gate was considered. For each fault, all
sixteen possible configurations were tested for errors. In some cases, errors were dependent on
switching the inputs in a certain order, implying that the fault was causing some form of latching
or hysteresis in the circuit.
The functionality of a faulty LUT in a static logic application is quantified in fig. 3.5 by
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Figure 3.5: After hard breakdown, the number of available error-free static logic functions varies
with the location of the fault
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Figure 3.6: The effect of breakdown is quantified here by the frequency of errors over the entire
6-bit input vector set.
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counting the number of logic functions that it can still perform, in spite of the fault. A fault-free
LUT can carry out sixteen functions, including ten unique two-input gates and six buffer, inverter
and constant functions. Following, for example, a breakdown of transistor M4, only nine functions
can be implemented in the LUT, four of which are two-input logic gates. In the worse case only
one function remains after a fault; this happens when an output transistor fails and the output
becomes stuck at 1 or 0. Most faults, however, allow a number of one- and two-input functions,
especially where the configuration inputs or pass transistors are affected.
The post-breakdown functionality of a general-purpose MUX is illustrated in fig. 3.6. There
are six inputs to the MUX, meaning that there are 64 possible input vectors. Shown in the
figure is the proportion of these that result in an erroneous output, for a simulated breakdown of
each transistor. The failure of M24, for example, causes an error in only 10% of input vectors
so a significant amount of functionality is retained. However, in concordance with the static
function analysis, a breakdown in one of the output transistors of the MUX renders it incapable
of performing any logical operation — half of the input vectors result in an error. Where the
fault is elsewhere in the MUX, the error rate ranges from 0.0625 to 0.25 (4 to 16 of the 64 vectors
incorrect). These partially-faulty circuits could be reused where it is known the error will never
be exposed (e.g. there is a limited range of possible input vectors) or if the error is still compatible
with the logic function (e.g. don’t care entries in a truth table).
Power
Hard breakdown causes a greater issue with power dissipation than soft breakdown because IG is
much higher. Operating at 200MHz with a gray code input pattern, the power consumption of the
faulty LUT was up to 200 times greater than normal, depending on the fault and configuration.
The resulting heat dissipation and current flow could affect the operation of nearby circuits and
accelerate further damage. It may be necessary to limit this by further restricting the functions
available to a faulty LUT.
When the fault affects a pass transistor, data input buffer, or the output buffer, the error-free
input combinations do not cause an increase in power so functionality need not be further
restricted. If a select input is affected, some of the otherwise functional input combinations may
draw excessive power. Here, fixing the input in one state will avoid the problem at the expense of
limiting functionality.
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Table 3.3: The HCI stress is given for each transistor over a variety of usage conditions. The
figures given are the relative interface trap generation rates.
Random XOR AND NAND OR NOR
M0 1.27 1.82 1.50 2.09 1.81 1.83
M1 0.75 0.72 0.73 0.71 0.92 0.49
M2 1.09 1.67 1.48 1.78 1.66 1.76
M3 0.58 0.65 0.64 0.64 0.67 0.46
M4 1.48 1.67 1.71 1.64 1.61 1.72
M5 0.78 1.02 1.09 0.96 1.00 1.08
M6 1.34 1.59 1.60 1.60 1.55 1.63
M7 0.68 0.92 0.97 0.86 0.94 0.90
M8 0.86 1.44 0.00 1.44 0.00 0.75
M10 1.57 0.00 3.24 0.00 1.68 0.00
M11 0.85 0.00 1.39 0.00 0.00 0.94
M15 1.68 3.45 0.00 2.78 2.42 0.00
M17 0.80 0.00 0.96 0.00 0.00 1.28
M21 1.64 3.34 0.00 2.36 2.66 0.00
M22 0.84 1.54 0.72 0.00 1.56 0.00
M24 1.54 0.00 0.00 2.09 0.00 3.87
M9 0.71 0.31 1.74 0.33 0.50 0.11
M12 0.74 1.78 0.30 1.15 1.11 0.08
M18 0.70 1.82 0.12 1.12 1.19 0.31
M23 0.65 0.31 0.09 0.84 0.30 2.18
M13 0.89 1.24 1.15 0.85 1.01 0.23
M19 0.62 0.68 0.66 0.86 0.82 0.73
M14 1.35 1.94 1.28 1.27 1.31 1.35
M16 0.63 0.89 0.45 0.84 0.73 0.58
M20 0.97 1.43 1.37 0.59 0.84 1.12
Interface trap generation by useage mode
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3.4 Results: HCI
3.4.1 Stress characteristics
Table 3.3 shows the relative stress experienced by the different transistors due to HCI degradation
under a variety of operating conditions, where a figure of 1 is the mean trap generation rate of
all the transistors. When the circuit acts as a static logic gate the relative stresses are highly
dependent on the function implemented, for example the degradation rate of pass transistors M9
can vary by a factor of 16. In the data input buffers I0–I3, which in a static function LUT never
change state, the transistors that are on experience high stress, up to 3.9× the average, while
the off transistors experience no stress at all. To test a multiplexer, a simulation was carried out
where the inputs change randomly (left-most data column in the table). Here, several transistors
stand out as having particularly high overall stress; most of these are the NMOS devices in the
input buffers.
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3.4.2 Effects of degradation
As we saw in the stress data, HCI degradation in some areas of the circuit varies when different
static logic functions are implemented. To find the effect this has on timing, timing performance
was simulated following the predicted degradation caused by three different logic functions. As
well as comparing the timing changes in those base functions, also considered was the effect of
reconfiguring a degraded LUT to carry out a different function.
The results for the experiment are given in fig. 3.8. Four post-degradation LUT models were
created — three (XOR, AND, OR) that were subjected to static logic functions (data inputs
static, select inputs switching) and one (random) that switched between configurations and
experienced activity on all inputs. The timing degradation of each model was then measured
under configuration as each of the 14 possible static logic functions (LUT masks) that can be
implemented on a 2-input LUT (excluding functions that produce a stuck output). The delay
increase given is for the maximum of the rising and falling edges, on the paths S0–OUT and
S1–OUT.
In fig. 3.8, three measurements are highlighted that show timing when the LUT is configured
to the same function for both stress and measurement. There is moderate variability between
them — for example the AND gate has degraded by around 50% more than the OR gate. This
indicates that degradation-aware logic mapping could be a successful method for increasing the
longevity of an FPGA design.
An even greater variation is seen when reconfiguration is considered. Sometimes there is an
improvement, for example the model stressed as an AND gate exhibits less timing degradation
when it is reconfigured as an OR gate. However, in many other cases reconfiguration has made
the effects of ageing significantly worse. For this technique to be viable, therefore, a detailed
understanding is needed of how a given resource has degraded — this could come from an accurate
degradation model or some form of self-test.
Another trend that is interesting in these results is that the configuration-switching stress
model shows a consistently low level of timing degradation across all the static logic functions.
This is significant to the notion of wear-levelling — preemptive periodic reconfiguration of the
FPGA to temper degradation hot-spots. These results show that changing the configuration
reduces the impact of ageing and this suggests that wear-levelling could be an effective method
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Figure 3.7: Changes to delay by input and edge for the switched-configuration HCI stress model.
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Figure 3.8: The delay impact of HCI on the 14 possible static logic functions. Degradation is
modelled under four stress scenarios. The asterisked data points indicate where the stress scenario
and measurement function are the same.
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for combatting HCI.
The random, configuration-switching stress model also simulates the behaviour of a multiplexer.
For a multiplexer the timing of all inputs, including the data inputs I0–I3, is important. These
measurements are given in fig. 3.7. Timing of the data inputs is less degraded than the select
inputs we considered previously, especially for rising edges.
HCI normally leads to timing failure in circuits well before any logical errors occur due
to transistors failing to switch. Hence, any functional degradation under HCI has not been
considered. Power was found not to be a problem either — in fact power consumption can be
less following HCI because transistor off-current is reduced.
3.5 Results: NBTI
3.5.1 Stress characteristics
NBTI degradation, like TDDB, occurs under static conditions and hence is related to the duty
cycle. In table 3.4, we can see the Vt shift experienced by each of the PMOS transistors under
some typical functions after a 30,000 hours of simulated ageing. Transistors forming the data
inputs are among the highest stressed because logic levels are static and some transistors are
switched on all the time. Stress in the select inputs is dependent on the input pattern; A 50%
duty cycle on both inputs is illustrated in this figure. Multiplexer transistors in this design of
LUT do not experience any NBTI stress as they are NMOS devices, and stress in the output
transistors reflects both the logic function of the LUT and the input pattern.
In table 3.4 the distribution of stress levels is fairly bimodal — Vt has shifted by 70–100mV
or not at all. This is because degradation due to NBTI is not linearly dependent on duty cycle
and stress time (see equation 3.5). The function is illustrated in fig. 3.9 and shows, for example,
that transistors with a duty cycle of 50% experience become only slightly more degraded than
transistors stressed at 25%.
3.5.2 Effects of degradation
The timing effects of NBTI on a lookup table were modelled in a similar way to the HCI experiment.
Four post-degradation LUT circuit models were created — three simulating ageing under static
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Table 3.4: ∆Vt, the threshold voltage shift is given for PMOS transistors over a range of usage
conditions: five static logic functions and one random input case. Vt0, the original threshold
voltage is −0.23 V.
MUX XOR AND NAND OR NOR
M0 -86 -86 -86 -86 -86 -86
M1 -86 -86 -86 -86 -86 -86
M2 -86 -86 -86 -86 -86 -86
M3 -86 -86 -86 -86 -86 -86
M8 -86 -102 0 -102 0 -102
M11 -86 0 -102 0 0 -102
M17 -86 0 -102 0 0 -102
M22 -86 -102 -102 0 -102 0
M14 -86 -86 -95 -72 -72 -95
M16 -86 -86 -72 -95 -95 -72
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Figure 3.10: The delay impact of NBTI on the 14 possible static logic functions. Degradation
is modelled under four stress scenarios. The asterisked data points indicate where the stress
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logic functions, and one to consider a LUT which switches between functions. Select input timing
was then measured as each model was configured to implement different static logic functions.
The LUT timing results are given in fig. 3.10. The four post-degradation models were tested
under each of the 14 possible static logic functions (LUT masks) that can be implemented on a
2-input LUT (excluding functions that produce a stuck output). The delay increase given is for
the maximum of the rising and falling edges, on the paths S0–OUT and S1–OUT.
The predicted effect of degradation is markedly uniform across the different stress models
and test functions. The three static-function stress models have all gained 7–7.5ps of delay and
switching to a new function does not, for the most part, eliminate this. However, the XOR stress
model exhibits a few exceptions to this — a few of its reconfiguration options remove over 50% of
the delay gained, including the change to function 9, which is an XNOR gate. Hence, it seems
that reconfiguration may be useful as a tool for coping with NBTI in certain cases. It is also
noted that the switched-function stress model appears to have degraded by just as much as any of
the static function models, and this is evidence that wear-levelling may not be effective for NBTI.
In multiplexer applications the timing for the data inputs I0–I3 must be considered and these
data are given in fig. 3.11 for the function-switching stress model. What is striking about these
figures is that all of the rising edge delays have decreased due to degradation. The favoured
explanation for this is that only PMOS transistors have been affected by NBTI, and their increased
(more negative) threshold voltage causes them to turn off more readily when presented with a
rising gate voltage.
Similarly to HCI, the impact of NBTI on timing degradation is the main concern. Any
eventual failure of the circuit will be caused by timing failure rather than logical errors, and the
mechanism does not result in significant changes to power consumption.
3.6 Conclusion
In this chapter, the effect of three degradation mechanisms on a common FPGA sub-circuit have
been examined using a modelling process. As well as identifying the consequences of ageing, the
data also suggest how the longevity of circuits could be increased by premptive and responsive
intervention.
The mechanisms considered are TDDB, HCI and NBTI — three of the biggest risks to the
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long-term stability of modern VLSI processes. The circuit modelled is a small multiplexer/lookup
table, which is readily cascaded to form the two key components of an FPGA’s reconfigurable
fabric: logic-function look-up tables and switch multiplexers for local and segmented interconnect.
The modelling technique is a three stage process developed from techniques and degradation
models found in the literature. First, a stress simulation calculates the exposure of transistors to
voltage and current stress factors. Then, transistor models in the circuit are modified to reflect
the effects of the chosen degradation model. Finally, timing, power and behavioural simulations
of the circuit are carried out to find how the effects of degradation are manifest to the wider
circuit and its user.
For TDDB it was shown that, given the random, stochastic nature of the process, any transistor
in the circuit is liable to breakdown under certain input conditions. However, the severity of
a breakdown does depend on the function of the affected transistor. For example hard or soft
breakdown of a pass transistor has a greater impact on timing, power and functionality than an
equivalent fault in the inverter-buffers for the select inputs. Most of the faults considered had
only a partial impact on the circuit, with many unaffected input combinations and timing paths
raising the possibility of reconfiguration or redeployment.
The severity of HCI degradation varies across the different areas of the circuit and is highly
dependent on the input patterns. Timing degradation in a lookup table is greater under certain
static logic functions than others, and can be both masked or exaggerated by reconfiguring to
a different logic function. Regularly switching the function of a lookup table results in lower
degradation than leaving it in a permanent configuration.
NBTI occurs under static voltage levels so the duty-cycle and logic level of circuit inputs
determines the distribution and severity of this degradation mechanism. Despite this, the
consequences on timing are surprisingly uniform over different stress scenarios, and there are
limited opportunities for prevention or mitigation.
Chapter 4
Stimulating, Measuring and
Characterising Degradation
4.1 Introduction
This chapter concerns empirical methods developed for investigating ageing in FPGAs and
the conclusions that can be drawn about degradation characteristics in a modern, commercial
architecture. Aspects of the work have been published in the proceedings of the International
Symposium on Field Programmable Gate Arrays in 2010 [5] and the International Conference
on Field Programmable Logic and Applications (FPL) in 2010 and 2011 [6, 7]. The work in
this chapter forms an important basis for work on degradation mitigation as it gives us (a) a
characterisation of degradation that informs us how the problem might be best approached, and
(b) proven experimental techniques for testing the resulting strategies.
Gathering physical data can accommodate all the complexities that influence ageing processes
in the real-world in a way that is difficult to achieve with modelling alone. The challenge of
identifying complete and realistic circuit netlists for simulation are sidestepped, and there is no
need to estimate commercially-sensitive process constants. The downside, however, is that research
is limited to contemporary products — care must be taken when extrapolating conclusions to the
future processes and architectures that the research community is interested in.
There are two aspects to conducting empirical reliability research. First, the stress factors that
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promote degradation need to be controlled to recreate the usage scenarios that we wish to simulate,
and to ensure that significant ageing is effected in a practical time frame. Second, a method is
needed for quantifying the effects of degradation — this is principally timing measurement but
behavioural errors and power are also considered.
The experimental techniques have allowed the key characteristics of degradation to be deter-
mined in a real-world FPGA technology. The most important of these is the relative severity
of different degradation mechanisms — something that is difficult to model even with access to
detailed information about the manufacturing process. Other aspects investigated here include the
variability of degradation rates and the relationship between process variation and degradation.
4.2 Life-acceleration and electrical stress stimuli
4.2.1 Theoretical basis for life acceleration
Current technologies under standard operating conditions do not degrade quickly enough to
allow practical experimentation (evidence of this is given in section 4.5.3). However, all three
of the degradation mechanisms considered (TDDB, HCI and NBTI) are strongly influenced by
temperature and supply voltage, and this provides a means of accelerating the ageing process.
The temperature dependence of the three mechanisms can be described in the form of an
exponential Arrhenius law [11]. Table 4.1 gives these three relationships as an acceleration factor
for tf , the nominal time to failure. Each exponent is governed by an activation energy, Ea for the
mechanism, while T is the temperature in Kelvin and κ is Boltzmann’s constant. The activation
energies are determined empirically and typical values can be found in the literature.
The electrical acceleration factors for the mechanisms are also shown in table 4.1. NBTI
depends directly on the gate voltage VGS [11], TDDB follows the gate field strength Φ [85] and
in HCI the relative lifetime is calculated in terms of the substrate current, Isub [84]. Transistor
width, W also features in the HCI expression and a, b, n and γ are fitting parameters — their
values are taken from the literature and are given in table 4.2.
Forecasting the lifetime of CMOS devices is a major challenge in industry and there have been
a number of different models proposed for each mechanism. It has been especially challenging
to develop models that cover large temperature and voltage ranges, such as those involved in
accelerated-life testing [85]. An additional problem faced in this work is that process constants
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Table 4.1: Voltage and Temperature ageing acceleration laws
Mechanism Voltage Law Temperature Law
TDDB tf ∝ 1Φ exp(−a
√
Φ+ bΦ ) tf ∝ exp(EaTDDBκT )
HCI tf ∝ ( IsubW )−n tf ∝ exp(EaHCIκT )
NBTI tf ∝ V −γGS tf ∝ exp(EaNBTIκT )
Where Φ = VGS/TOX . Isub versus VGS data is taken from reported measurements [84].
Table 4.2: Parameter values used to calculate acceleration factors
Parameter Value Source
a 0.015 (cm/V)0.5 [85]
b 7× 106 Vcm−1 [85]
TOX 10 nm [86]
n 28 [84]
W 68 nm [86]
γ 7 [11]
EaTDDB 0.6 eV [11]
EaHCI 0.1 eV [11]
EaNBTI 0.15 eV [11]
κ 8.62× 10−5 eVK−1 [87]
Table 4.3: Accelerated-life conditions
Stress Type Voltage Temperature Acceleration
TDDB HCI NBTI
(a) Operating 1.2V 310K 1× 1× 1×
(b) Medium 1.8V 400K ≈ 105× ≈ 106× ≈ 102×
(c) High 2.2V 420K ≈ 107× ≈ 108× ≈ 103×
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and characterisation data for the technology tested are not available, so published data from
comparable processes must be used instead. However, approximate forecasts of the effects of
life-acceleration are possible and these are given for two external stress scenarios in table 4.3.
HCI is forecast to undergo the greatest acceleration and NBTI the least.
4.2.2 External ageing factors: Temperature and voltage
Having established that elevated temperature and voltage levels could be used to accelerate
degradation, hardware was designed to control these conditions on FPGA development boards.
Core voltage is adjusted by inserting a digital potentiometer into the feedback path for the
power supply. The potentiometer is connected to an FPGA with an SPI interface, and in turn
via USB to a host PC where the voltage is set using TCL scripts. The voltage control circuitry
also includes an ADC, interfaced in the same manner, so that voltage levels can be logged and
checked throughout an experiment.
Temperature is controlled by attaching a 25mm heater plate directly to the package of the
subject FPGA. With feedback from both thermocouple and platinum film (PT100) thermal
sensors, the plate temperature is regulated with an FPGA-based PID controller. TCL scripts on
the host PC allow the user to set and record the temperature and controller parameters.
The FPGAs used in this work (Altera Cyclone III series) on do not contain an internal thermal
sensor, so the core temperature of the FPGA must be inferred from that of the heater plate.
There is an inaccuracy in this method due to the effects of power dissipation within the FPGA
die and heat sinking through the package pins. This, however, is tolerable as the experimental
conclusions require only that the core temperature is repeatable over the heating cycles of an
experiment.
Stress conditions in the experiments were chosen in a trade-off between obtaining results
within a practical time-frame yet inducing degradation that would be broadly consistent with
normal use. The conditions given in table 4.3 were selected based on experimentation, degradation
models and the practical operational limits of the FPGA.
Temperature and voltage changes have a dramatic effect on the timing behaviour of the FPGA
— elevated voltage in particular was found to mask degradation effects as the significance of any Vt
shift is diminished. This means that measurements must be carried out under regulated standard
operating conditions ((a) in Table 4.3). Automatic scheduler software manages the switch between
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stress and measurement conditions and collects data at the correct times.
4.2.3 Internal ageing factors
The stress that causes ageing depends not only on environmental factors such as temperature
and core voltage, but also on how an FPGA is used. In this work efforts to mitigate the problem
are focussed on the opportunities presented by innovative use of the soft-logic — environmental
parameters are used only as a means to accelerate the processes. The internal drivers for
degradation that have been considered are:
Duty cycle: This basic metric is critical for degradation mechanisms that are promoted by a
static gate voltage (TDDB and NBTI)
Logic vector: This is a generalisation of input duty cycle that considers all the inputs to a logic
resource and can mimic input patterns seen in real designs. The circuit shown in fig. 4.1 is
used to provide a pre-defined stress pattern to a four-input LUT using a small ROM.
Switching frequency: Degradation due to HCI is related to the current flowing through a
transistor, and so it is linked to switching frequency.
Configuration: This is a crucial consideration because it is the source of flexibility in an FPGA
and, potentially, it is a key defence against degradation.
4.3 Timing measurement methods and test circuitry
The main indicator of degradation used in this work is timing. Self-test of timing is readily
implemented on FPGAs thanks to their flexibility and adaptable PLL units. This section describes
the techniques used in this work, which were developed in collaboration with others in the research
group [50].
The core principle behind timing measurement is frequency sweeping, a proven method for
measuring delays in FPGAs. A path of test logic is sandwiched between two registers, both
clocked with a variable test clock. The delay of the test path is determined by detecting whether
or not edges propagate correctly over a sweep of the test clock. Paths as short as a single LUT
can be measured and enhancements to the scheme allow positive and negative going edges to be
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distinguished. Additionally, a ring oscillator timing method was used to verify that results were
accurate.
4.3.1 Frequency sweeping architecture
An architecture for frequency sweeping measurement of a single logic path is shown in fig. 4.2. A
test clock with variable period tclk is generated from a reference clock using a reconfigurable PLL
on board the FPGA. The logic to be tested is sandwiched between a launch register X and a
capture register Y, both clocked by the test clock. Register X is configured as a toggle register,
controlled with an enable signal, and generates edges that propagate through the test logic. The
output of the test logic is sampled by register Y.
The test can be configured to count timing errors or simply transitions at the output of
register Y. For an error count, the outputs of registers X and Y are compared with an XOR gate
and the result sampled to produce a signal with a duty-cycle proportional to the error rate. A
transition test omits the comparison and the output of register Y is used directly. Outputs from
multiple test cells are collated with a wide XOR gate (only one test cell is enabled at a time).
The test is conducted as a series of frequency steps. At each step, each measurement site
is exercised for a number of cycles of the test clock, determined by a test timer. During the
test, an output counter records the output data from the circuit — for an error check test this is
the number of clock cycles where the output is high and for a transition rate test the number
of output transitions is counted. The value of the output counter is latched when the test is
complete.
Also in fig. 4.2 is given example waveforms for the circuit. When tclk is large (low frequency),
rising and falling edges propagate correctly through the test logic and capture register Y follows
launch register X with a delay of one clock cycle. There is an output transition on every clock
cycle and, if an error check is present, no error is recorded. At medium frequency, tclk is still
greater than tr, the rising edge delay, but less than tf , the falling edge delay. This causes register
Y to sample only a high level — output transitions cease and an error is detected every other
clock cycle. When the clock period decreases further and becomes less than tr and tf (high
frequency), register Y is sampling a whole extra clock cycle late. Hence, transitions once again
occur on every cycle but the error signal is permanently high.
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4.3.2 Interpretation of results
Fig. 4.3 shows results obtained from the circuit in fig. 4.2 over a frequency sweep, in transition
count and error count modes. As the test clock period, tclk is decreased, it approaches the
propagation delay of the slower edge through the test logic. This causes the transition rate to fall
and the error rate to rise. Cycle to cycle variation in the clock period (jitter) means that timing
failure is a probabilistic function of the clock period and propagation delay and gradual changes
are seen in the transition and error measurements. A second ramp in the data is observed when
the delay of the faster edge is violated.
For transition rate data, propagation delays are extracted from the traces by fitting straight
lines to data points in the jitter-induced slope regions. Taking the intersections of these lines
with a transition rate of 0.5 gives the points where each propagation edge fails 50% of the time.
Hence, the points indicate where the propagation delay equals the median clock period, and these
are the delay values recorded for the trace.
A similar procedure is applied to the error rate traces. Here, failure of the slower edge causes
the error rate to rise from 0 to 0.5, so 0.25 is taken to be the point where the median clock causes
a timing failure of the slower edge. 0.75 is used to determine the delay of the quicker edge. For
the example in fig. 4.3, a slow (falling) edge delay, tf , of 4.07ns and a fast (rising) edge delay, tr,
of 3.58ns are measured, with derivations indicated for both types of measurement.
4.3.3 Transition rate versus error rate
There are two ways of recording the output to the circuit, transition rate and error rate and they
have different strengths.
Complexity of test circuitry: When only one signal path through the test logic is being
exercised, error checking can be carried out with an XOR gate. If, however, multiple paths
are exercised a more complex error checker is required and the delay of this checker must
be less than the delay of any test paths that are measured. A transition rate counter has
no such restriction. Indeed, it can provide results even without knowledge of the function
of the test logic.
Rising and falling edge differential: A shown in the timing diagram in fig. 4.2, a change
in the output transition rate only occurs due to a difference in rising and falling edge
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propagation delays through the test path. If this range is small compared to the magnitude
of clock jitter then it becomes difficult to distinguish the different path delays. An error
checker in this situation would record valid data, especially if implemented as discussed
later, in section 4.3.5.
Complexity of output counter: When testing short circuit paths, the test clock frequency
may be too high for the use of a synchronous counter. A faster counter can be made by
using ripple-carry stages for the low-order bits, effectively dividing down the output signal.
This approach is more suited to a transition rate test as an error check output must use an
enable gate, which limits the maximum frequency of the counter.
4.3.4 Measuring high-speed logic paths
To fully exploit the flexibility of FPGAs it is necessary to measure the delay of individual LUTs.
The delay of a single LUT is small, and measurement using the circuit in fig. 4.2 would require a
test clock frequency higher than that used in any typical FPGA design. Working with such high
frequencies causes problems such as limited PLL resolution, greater measurement errors arising
from clock skew between launch and capture registers, and challenging design of counters.
A solution is to insert a delay line into the timing path, as shown in fig. 4.4, and add an
intermediate capture register Y2. Now, two timing paths are measured: X to Y1 via the delay
line and test logic, and X to Y2 via only the delay line. The maximum test clock frequency
required is determined by the length of the delay line, and delay of the test logic is calculated as
tX→Y 2 − tX→Y 1.
4.3.5 Distinguishing timing edges
Both modelling and early experimental work showed that degradation has a different effect on
rising and falling edges passing through a circuit. The test architecture in fig. 4.2 — whether
configured as a transition or error counter — can distinguish the arrival times associated with
the two edges but it cannot identify which is which.
The circuit shown in fig. 4.5 is used to measure both edges independently. It features a
modified error checking circuit with an AND gate, S1, detecting a timing failure on the rising
edge, and a NOR gate, S2, monitoring the falling edge. The output of each gate is registered.
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The timing diagram in fig. 4.5 shows the outputs generated by the error checker as the frequency
of the test clock is stepped up. Each error check gate produces pulses at fclk/2 when the clock
period is less than the propagation delay for the relevant edge. The pulses are fed to counters,
which record the number of timing errors occurring at a particular frequency step.
The error check gates detect transitions relating to a certain direction of the input edge to
the test logic. If the test logic inverts this edge, the error check outputs remain sensitive to the
same input edge, but the observed response over a frequency sweep is reversed — error pulses are
counted at fclk/2 when the edge is correctly propagated and cease when fclk is raised and timing
failure occurs.
4.3.6 Ring oscillator: A secondary measurement technique
The ring oscillator is a well established method of measuring timing of a logic path, implemented
by adding a feedback loop to the path to create a free-running oscillator. A diagram of a test cell
using this principle is given in fig. 4.6. The test path that is measured consists of a chain of logic
that has the net function of an inverter. An enable signal is used to switch on the feedback path
when a measurement is to take place. Edges then propagate around the loop with a latency of
the path delay. The direction of the edge (rising or falling) swaps on each cycle, so an output
taken at any point of the loop toggles with a period equal to the sum of the rising and falling
edge propagation delays.
Since the toggle frequency of the circuit is to be measured, the outputs of many test cells can
be collated with a wide XOR gate (providing only one is enabled at a time) and counted with
a counter. The frequency of the test cell output is typically high, and this method of counting
avoids the use of a high-speed system clock. To work with the highest ring-oscillator speeds a
ripple-counter can be used for the low order bits. To measure frequency the circuit is enabled for
a fixed duration, controlled with a timer and reference clock, then the counter value is latched.
A ring oscillator was incorporated into the experiment to give an independent verification
that frequency sweeping produces accurate timing measurement in a life-accelerated degradation
experiment. The ring oscillator eliminates the registers and variable PLL from the test architecture
so can demonstrate that these components do not influence the results. However, the technique
cannot produce independent measurements for rising and falling edge delays. Hence, frequency
sweep data is preferred once its accuracy has been verified.
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4.4 Complete test architectures
The concepts and circuits discussed in Section 4.3 are incorporated in two test architectures.
Architecture A, shown in fig. 4.7, is used to characterise degradation and validate the test
techniques. With a test path consisting of a chain of 10 LUTS, all experiencing the same input
signals, it exhibits strong degradation effects. The stress stimulus for the entire chain comes
from an input which is connected to one of four signals. Timing is measured by two methods: a
frequency sweep recording transition rate and a ring oscillator enabled by a feedback path.
Listed in fig. 4.7 are the four options for stress stimulus in architecture A. These signal patterns
were chosen to highlight the differences between degradation mechanisms and establish which are
at work in the target device. For example, HF (high frequency) and LF (low frequency) stress
patterns have the same duty cycle and so should promote NBTI and TDDB to a similar degree.
But the HF stress mode will cause more current to flow in transistors than LF and so should
exhibit a greater amount of HCI degradation.
Architecture B, shown in fig. 4.8, is for stressing and testing single LUTs (LUTUT in
diagram). It incorporates a stress vector ROM, delay line for test frequency reduction and an
edge-distinguishing error checker. Unlike architecture A, which has a fixed test path of nine buffers
and a multiplexer, the LUTUT in architecture B can be configured to perform any four-input
logic function, including those that use the dedicated carry chain. Four error counts are taken —
A and B record errors at the input to the LUTUT, C and D at the output. Outputs A and C are
sensitive to errors following a falling edge at QX , B and D are sensitive to rising edges.
A sample plot of error count versus test clock period for the four outputs of Architecture B is
given in fig. 4.9. The propagation delay of each path is extracted from the error count data with
the fitting and interpolation method described in section 4.3.2. Then, delays for the LUTUT are
calculated from the differences as illustrated.
Placed on a Altera Cyclone III EP3C25 FPGA, architecture A supports 576 test cells. The
cells are arranged into four groups and each group is connected to a stress stimulus signal. Hence,
there are 144 identical test cells exposed to each type of stimulus. The use of many test cells
allows the analysis of variation effects and also reduces random experimental fluctuation. 640
Test cells of Architecture B fit on the EP3C25 FPGA. Each of these cells has its own stress vector
ROM and they can be configured independently, allowing the test of many stress scenarios or
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Figure 4.7: Test architecture A, used for characterising degradation.
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replication of results as required. The test cells of both architectures are carefully designed so
that each fits into one Cyclone III logic cluster, consisting of 16 LUTs. All intra-cell interconnect
uses fast, repeatable local lines and not the potentially unpredictable general-purpose routing
network.
4.5 Results: Characteristics of degradation
4.5.1 Identified degradation mechanisms
Figs. 4.11(a–b) show the onset of timing degradation during an accelerated life test using test
architecture A. Timing degradation is calculated as the increase in propagation delay of the test
logic path since the start of the experiment, and a mean is given for the 144 test cells in each
stress stimulus group. In these plots, the slowest of the two edges to propagate is given — this is
the measurement that would govern the critical path in a real circuit.
The most striking aspect of these results is the large difference in timing degradation rate
between DC0 circuits and DC1 circuits. This observation is best explained by the presence of
NBTI, a mechanism known to induce gradual deterioration of timing performance under static
logic levels. A static logic input means that a certain set of transistors are permanently on, and
the PMOS devices among those will suffer NBTI. Timing degradation is dependent on which
transistors have degraded and, hence, on what the static logic input is.
Further insight into the effect of static logic levels is given in fig. 4.11(c), where the relationship
between the rising and falling edge delays in the DC1 and DC0 paths is shown. This shows that
the DC1 circuits have not escaped degradation, just that the faster, rising edge has suffered most
of the deterioration and this does not affect the critical path timing. Conversely, the rising edge
in DC0 circuits has degraded very little. This supports the hypothesis that NBTI is responsible —
under a static logic level in a CMOS path degradation effects are expected to be dominant in one
propagation edge. The phenomenon is illustrated in a simple CMOS logic path in fig. 4.10, where
a DC0 level is shown to degrade transistors used to propagate a falling edge, and vice versa.
Figs. 4.11(a–b) also show a small difference between circuits undergoing low frequency and
high frequency switching stress. Both stress signals have a duty cycle of 50%, so NBTI due to
static logic levels cannot be responsible. Possible explanations include:
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• Another degradation mechanism — most probably HCI but electromigration is a possibility
— that is exacerbated by the greater dynamic current in a circuit when it is switching at
high frequency.
• Acceleration of NBTI in high frequency circuits due to temperature hotspots caused by
higher local power dissipation.
• NBTI recovery effect — NBTI recovery is a complex mechanism but a frequency dependence
has been observed in the literature [88].
TDDB was discounted as an active effect in these experiments because (a) no hard failures
of individual test cells was observed, (b) timing degradation levels are very repeatable across
the many test cells (see section 4.5.2), and (c) timing degradation occurs gradually over time.
TDDB would be expected to introduce random, discontinuous timing changes and hard faults in
circuits. The power consumption of the FPGA was measured at the beginning and end of the
accelerated-life test, but no significant difference was observed.
4.5.2 Variability in degradation
Repeatability of degradation
It is important to quantify the repeatability of degradation because it is a crucial factor for
choosing how to manage reliability. A degradation forecast for a design must include a confidence
interval, so too must any inferences made if spot degradation measurements are extrapolated to a
larger circuit. Repeatability is important for any preemptive degradation mitigation techniques
— it determines if solutions can be tailored effectively to specific designs and input patterns, or
whether a more statistical approach is needed.
Figs. 4.12(a–b) compare the distribution of test path delays at the start of the experiment to
the distribution of degradation magnitudes, after removing the effects of the four stress scenarios.
The histograms show that degradation is repeatable — any variation between components in
a degraded FPGA is caused predominantly by initial process variation. The distribution of
measured degradation is similar within each stress scenario, despite the large difference in gross
degradation. This suggests that a significant portion of variance may be due to measurement
noise and not true randomness in the circuits or ageing mechanism.
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Link to process variation
Correlation between process variation and degradation has also been investigated. Such a link
could be used to improve degradation forecasts in a design, as timing measurements from a new
device would indicate the likely amount and spread of degradation. It would also give interesting
insight into the underlying mechanisms of degradation and variability because it would hint at a
common physical parameter that influences both phenomena.
However, as can be seen in fig. 4.12(c), any such correlation in this technology — if it exists
— is not significant enough to form any conclusions. The data do not support, with confidence,
any link and it is the stress input type that has the only clear relationship to timing degradation.
Of course, this conclusion does not hold for all process types and nodes, and it is an experiment
worth repeating on any other technologies this work is applied to. It is also possible that a
refinement of the timing measurement method will reduce error from that source and reveal any
correlation that is currently obscured.
4.5.3 Verification of experimental method
Before the characterisation information can be put to use, it must be verified that the data are
being interpreted correctly. An inherent danger with carrying out experiments using self-test is
that there is not a clear distinction between the test subject and test equipment. This is especially
pertinent for accelerated-life experiments as the test circuitry is exposed to the same voltage
and temperature stresses as the circuit paths being tested. Furthermore, the validity of using an
accelerated life test is contingent on the assumption that the effects of degradation are the same
under abnormal stress conditions as in a typical operating environment. This assumption must
be tested.
Delay measurement
The delay measurement method was checked to show that (a) the results relate to the test path
and not timing failure elsewhere in the design, and (b) results are not affected by degradation in
the test circuitry. This was done by comparing timing measurements from a frequency sweep with
independent figures from a ring oscillator test. The ring oscillator test does not use registers or a
PLL and is unaffected by any clock skew. The only component in common with the frequency
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Figure 4.13: Comparison of measurements made by frequency sweep and ring oscillator (a) over
all test cells, and (b) over experiment duration.
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Figure 4.14: Degradation in (a) a control FPGA over 17000 hours (2 years) at standard temperature
and voltage compared with (b) results from an accelerated life test
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sweep test — aside from the test path itself — is the output counter, and this can be tested using
an external test signal.
Fig. 4.13(a) compares measurements of every test cell from both methods, taken at a single
time snapshot at the start of the accelerated life test. Process variation causes differences in
test path delay and the two test methods have captured this variation with a high degree of
correlation (r = 0.85). In absolute terms, the delay figures obtained are very similar — the ring
oscillator method records around 1% lower delay on average, probably due to the delay of the
registers in the frequency sweep measurement path.
Fig. 4.13(b) shows measured degradation from both methods over the course of the experiment.
The figures given are a mean over all test cells. Again, the ring oscillator and frequency sweep
methods agree very closely — the maximum difference between the two curves is 3% of the
measured degradation.
Having seen that the ring oscillator and frequency sweep methods agree closely in measuring
both absolute delay and degradation, we have confidence that the results show the true behaviour
of test logic paths and are not recording artefacts of the measurement circuitry or method.
Life acceleration
Another experimental uncertainty that must be eliminated relates to the effects of life acceleration.
In table 4.3 acceleration factors are given for the different ageing mechanisms. The figures are
inexact due to uncertainty of process constants in the acceleration models, so further proof
is required to demonstrate that the outcome of the accelerated life test is representative of
degradation under typical conditions.
This was addressed using a long-term control experiment under room temperature and
standard core voltage. The test configuration was architecture A — identical to the experiment
for determining dominant ageing effects — and the duration was 17,000 hours (2 years). The
results are shown in fig. 4.14(a) and compared to results from the accelerated life test in fig. 4.14(b).
The curves show how the degradation of each stress group deviates from the mean delay of all
test sites. It is not possible to measure absolute degradation in the control experiment because its
magnitude is small compared to other delay fluctuations, mostly arising from room temperature
variation — the control FPGA was not thermally regulated.
Comparison of the two experiments shows that the main conclusions drawn from the accelerated
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life test are valid. The same distinction between the DC0 and DC1 stress environments is apparent,
showing that NBTI is dominant under normal conditions as well as in the accelerated life test.
The same relationship with time is observed despite the large difference in scales.
The results also support the forecasts made in section 4.2.1, i.e. HCI is more sensitive to
the accelerated-life test than NBTI. In the control experiment LF stress causes more damage
than HF stress by a small margin. In section 4.5.1 a number of explanations were given for
the difference between HF and LF stress scenarios. The data here suggest these effects may be
in competition and the accelerated-life conditions are shifting the balance between them. The
control experiment confirms the conclusion that degradation due to switching activity is small
compared to the effects of static logic levels and NBTI.
4.6 Conclusion
In this chapter the circuits and methods used to control and measure degradation in FPGAs have
been presented. Using these techniques the degradation process in the Cyclone III technology has
been characterised, showing that:
(a) Significant degradation can be induced and measured with an accelerated life test,
(b) Degradation in the technology is dominated by NBTI,
(c) Degradation is repeatable and hence predictable with sufficient information,
(d) There is no significant correlation between process variation and degradation that is observable,
(e) Timing measurements are an accurate reflection of changes in the logic paths that are tested,
(f) Results from an accelerated life test are consistent with behaviour under standard temperature
and voltage.
The characterisation information is vital for the development of methods to mitigate degrada-
tion in this technology, as will be seen in the following chapter. Also, the proven experimental
techniques from this chapter are important tools for evaluating the efficacy of any management
technique. But more generally, the benefits of empirical techniques have been demonstrated for
degradation analysis. Measurement is a useful complement to simulations — it can verify the
accuracy of predictions and resolve problematic assumptions in models.
Chapter 5
Degradation Mitigation
5.1 Introduction
In the previous chapters it was shown how ageing can be both simulated and measured in FPGAs.
This is very useful information, but the most promising prospect for FPGAs over other VLSI
devices is the potential to overcome degradation by exploiting their adaptability and capacity for
reconfiguration. Characterisation work has given hints that mitigation may be readily achievable
— for example in chapter 3 forecast degradation levels differed between logic functions and in
chapter 4 the significance of logic levels was demonstrated using empirical measurements. This
chapter concerns more in-depth experimentation that was carried out to further investigate these
possibilities.
Initially, a range of methods for extending FPGA lifetime were identified and preliminary
experimental work was carried out to show that these were viable. One of these methods, wear-
levelling, was chosen for detailed investigation and this work was published in the proceedings of
the International Conference on Field-programmable Logic and Applications in 2011 [7].
5.2 Types of degradation mitigation
Three proposed strategies for mitigating degradation are considered in this chapter. The key
differences between them relate to how they fit into the design and deployment lifecycle of an
FPGA application. The strategies are:
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Degradation-aware CAD: enacted entirely at design-time and uses a single, static FPGA
configuration.
Wear-levelling: configuration changes in the field but within a precomputed set.
Post-degradation adaptation: fully reactive, responds in the field to measured degradation.
In this section the strategies are described in further depth with discussion of their strengths and
weaknesses.
5.2.1 Degradation-aware CAD
This strategy covers passive efforts made during design compilation to increase reliability for a
given RTL description. There are several factors that could be optimised, for example:
• The partitioning of combinatorial functions into look-up tables (LUTs)
• The choice of LUT masks (determining the logical sense of intermediate nets)
• The timing models used to constrain placement and routing, by making allowances for
forecast degradation at each net.
• The inclusion of inverters in long interconnect runs.
These are all design decisions that are traditionally optimised for (zero-day) timing, resource usage
and possibly power consumption. Hence, degradation forecasts would have to be incorporated
into existing timing models to best explore the trade-offs involved.
The main advantage of the strategy is that no further intervention is required once a design
bitstream is produced. It is completely transparent to the end-user and, once incorporated into
design tools, would not increase the development effort of an FPGA design. Also, the precompiled
solution can offer guarantees about timing — something that is harder to achieve if unpredictable
configuration changes are made throughout the device’s operational life.
Setting the degradation mitigation plan in stone at design-time does, however, carry disad-
vantages. There may be a greater susceptibility to unpredictability, particularly the deviation
of input patterns from assumptions made for the degradation forecast. Designing to cope with
a wide range of deployment scenarios may erode the lifetime improvements that are offered.
Another issue is that a static approach may not be best suited to the degradation mechanisms at
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work. It has been seen that NBTI is most active under static logic levels and so some form of
time-varying intervention may be necessary to ensure all circuit nodes experience a balance of
logic states.
5.2.2 Wear-levelling
Wear-levelling is a widespread tool for improving reliability and lifespan — the best-known
example in electronics is flash memory, where each memory bit can tolerate only a limited number
of write cycles. Here, an algorithm is used to remap the address space and ensure that writes
occur uniformly across the entire memory.
What makes flash memory particularly suited to wear-levelling is that it contains an array
of identical memory cells, which can be interchanged with no effect on functionality and little
translation overhead. This is partially true of FPGAs also — they consist of a large array of
just a few different types of resource. The principle behind wear-levelling in FPGAs is that the
configuration is changed periodically so that the usage of resources changes and, hopefully, the
adverse effects of degradation are mitigated.
Wear-levelling can be viewed as a development of degradation-aware CAD and so shares
many of its benefits. It is well suited to automated implementation and all the configurations
executed are predetermined and, so, behave predictably. The periodic reconfiguration confers the
additional advantage that it can better cope with input vector uncertainty, as stress hotspots can
be flattened out without needing to know where they will occur.
The strategy is still non-adaptive, however, and this prevents the partially-aged resources from
being used to their full potential, especially when the degradation rates are unpredictable. Also,
wear-levelling is not passive. The requirement for periodic reconfiguration is an extra burden on
the designer and creates hardware and operational overheads for the system.
5.2.3 Post-degradation adaptation
The final mitigation strategy attempts to respond to degradation as it happens, rather than
preempt it. Instead of relying on an accurate model and functional simulations to predict degrada-
tion, self-test is used to measure the effects of ageing in the FPGA resource set. Throughout the
FPGA’s lifetime, this performance data is used by CAD algorithms to compute new configurations
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that work around degradation to maintain operation. Partial changes or a complete recompilation
could be carried out on the FPGA itself, on a host machine, or on a remote server.
The key advantage of post-degradation intervention is that it is adaptive. It can overcome
inaccuracy in both models and functional simulations, and can also manage the effects of
environmental changes and process variation. Adaptability gives this strategy the potential to get
the optimum performance out of aged devices and so achieve the longest lifespans. In contrast to
predetermined mitigation schemes, graceful degradation can be implemented, whereby system
performance and/or functionality is allowed to diminish in line with the capabilities of the ageing
resources.
The cost of this strategy comes in the operational and design overhead. It is not currently
possible to carry-out self-test on an FPGA without some effect on operation, though the process
would not have to take place frequently. Executing CAD algorithms, whether full or incremental,
on embedded hardware would require large processor and memory resources, while relying on a
remote server may necessitate additional communication hardware. Another issue is that the
process is not deterministic — it may be difficult to predict and guarantee the lifetime and future
performance of a self-adaptive system.
5.3 Preliminary appraisal
Some exploratory experimental data were gathered to demonstrate that the three mitigation
strategies could be effective. The data were used to determine the best initial focus for research into
degradation mitigation. They were gathered using an accelerated-life test based on architecture
B, as detailed in chapter 4.
5.3.1 Degradation-aware CAD
A brief proof-of-concept experiment for degradation-aware CAD was carried out by measuring
degradation in six different implementations of a 1-bit full adder (FA). The results are shown
in fig. 5.1. A reference FA is compared with alternative mappings for different timing path
measurements and under a variety of input scenarios.
Some very significant contrasts are observed in the comparison of the mappings — in some
cases there is a more than a 2× difference. This could be exploited as a simple way of improving
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reliability, as the implementations are functionally equivalent and do not imply a change to the
routing or resource requirements in an FPGA.
5.3.2 Wear-levelling
Evidence that wear-levelling may be an effective approach to reliability is given in fig. 5.2. The
chart compares the degradation levels measured in a FA when the various inputs and outputs are
exposed to different duty cycle conditions (here, the duty cycle is the proportion of time a net
carries a logic-1). The chart shows a strong link between duty cycle and degradation, particularly
for falling edge delays.
Wear-levelling can be used as a means of adjusting the duty-cycle on circuit nodes, albeit
with a long period. Some circuit nodes in FPGAs spend all or nearly all the time in one logic
state — particularly configuration bits and associated logic, but also in the application circuit
where there is control logic, for example. If these static logic states cause high degradation, then
wear-levelling could mitigate this by allowing the affected nodes to change logic state and shift
towards a 50% duty cycle..
5.3.3 Post-degradation intervention
A preliminary study was carried out on LUTs from a benchmark design to find out the general
effect of changing the placement of a design following degradation. 160 LUTs with sets of
associated input vectors were placed into test cells and exposed to accelerated-life conditions.
Then, the cells were systematically reconfigured and tested so that timing was measured in every
cell under every function. Degradation was compared between the function configured during
stress and all the other functions, to quantify the effect of potential changes that could be made
during re-placement — creating a total of 25,440 trial resource reconfigurations.
The results of this study are shown in fig. 5.3. Plot (a) is a histogram of the degradation
change measured following the entire set of reconfiguration trials. Plot (b) shows the cumulative
distribution of this data. It is clear that reconfiguration has a net benefit — there was a reduction
in timing degradation following 84% of the function changes tested and the mean change was an
8.5ps benefit.
Plots (c) and (d) put the improvements into context with the overall degradation level. The
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Figure 5.1: Comparison of degradation in different mappings (LUT masks) of a full adder (FA).
Measurements are taken over range of input/output pairs and stress conditions.
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Figure 5.2: Degradation in a full adder under various duty cycle conditions at the inputs and
outputs.
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Figure 5.3: Analysis of the timing impact of post-degradation re-placement in a benchmark design
showing (a) histogram of degradation changes following re-placement, (b) cumulative distribution
of the same data, (c) histogram of per-resource degradation before re-placement, and (d) mean
per-resource degradation change versus degradation before re-placement.
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histogram in plot (c) shows that, under their stress functions, the LUT resources slowed down by
up to 33ps, with a mean of 16ps. Hence, the improvements seen following reconfiguration are of
a significant magnitude. Plot (d) compares, for each resource, this reference degradation level
with the mean effect of reconfiguration. It is clear that, in general, a greater benefit is gained in
resources that have suffered greater degradation. On average, around 60% of the timing lost in a
LUT resource through degradation is recovered by reconfiguration.
5.3.4 Analysis
These exploratory tests have demonstrated that all three forms of degradation mitigation consid-
ered are worthy of further research. A strategy is needed to prioritise the work and identify the
next steps.
The experiment to test post-degradation intervention was the broadest of the preliminary
tests as it was based on a complete benchmark design. The strategy has a lot of promise — the
85% success rate of reconfiguration trials shows that there are abundant options for rehabilitating
degraded hardware. However, implementation of the strategy would be complex, requiring high
resolution self-test and the algorithms and infrastructure for updating a design in the field. In
practice, mitigating degradation in this way would be a last resort and passive strategies would
be used in preference.
Degradation-aware CAD, the proposal that circuits that can be made more reliable by design,
is clearly attractive from a practical perspective. Also, there is evidence that logic mapping can
have a significant impact on degradation. To be effective, the strategy must be fully integrated
into the existing CAD flow, as logic mapping also affects timing and resource usage.
However, wear-levelling was selected to be the first strategy for further exploration because,
of the three strategies discussed, it potentially offers the best trade-off between capability and
practicality. The preliminary work proves the importance of logic-level duty-cycle but does
not clarify whether this could be exploited by wear-levelling. The intuitive benefits of the
strategy — elimination of static hotspots without test or computation in the field — makes
further investigation a priority.
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5.4 Wear-levelling experiment
5.4.1 Test aim
A set of experiments were designed to further explore the potential reliability benefits of wear-
levelling. The goal was to show whether three different sub-strategies could, in principle, provide
a useful extension to the lifetime of FPGA circuits by demonstrating reductions in degradation on
contemporary hardware. The techniques aim to mitigate the effects of NBTI, which is most severe
under certain static logic levels and is the primary degradation mechanism in the technology
tested (see chapter 4). The three sub-strategies are not mutually exclusive — they could be
combined to increase their overall effectiveness. They are summarised as follows, with reference
to the examples illustrated in fig. 5.4.
Alternative logic mapping
This simple wear-levelling strategy is to periodically invert the sense of nets in the design,
so that signals are not dominated by a single logic level. In fig. 5.4(a) this is achieved by
inverting the internal nets generated by A and B, without changing the operation of any
inputs or the output to the circuit.
Spare resources
In this strategy, timing-critical functions are moved around a set of surplus resources. When
unused, the resources are configured in a low-degradation state. For example, in fig. 5.4(b)
function B is alternated between two resources.
Alternative placements
Here, configurations for a design use different placements so that each resource is stressed
under two or more different functions. The example in fig. 5.4(c) shows three functions
exchanging locations, with corresponding changes to interconnect lines.
5.4.2 Test architecture
This experiment has focussed on single LUTs and there are several reasons for this:
• LUTs form a substantial contribution to path delays in FPGA designs so reducing their
degradation has a strong overall benefit,
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• LUTs have been shown to exhibit significant but highly variable degradation (chapter 3),
which suggests that there is scope for improvements, and
• LUTs are highly adaptable — functions can be mapped and placed in different ways. The
adaptability is a key asset for degradation mitigation.
The experiment is based on architecture B, detailed in Chapter 4, which can apply stress
stimulus to and measure degradation in individual LUTs. A Cylcone III EP3C25 FPGA supports
640 test cells using this architecture, each supporting one LUT-under-test (LUTUT).
5.4.3 Experiment configuration
The experiment uses two sets of FPGA configurations (bitstreams):
Stress set
The stress set recreates the conditions of a wear-levelling regime during the accelerate-life
phase of the experiment. For simplicity, two stress configurations were used in this work.
The configurations are each loaded for 50% of the time, and they are alternated initially at
5-minute intervals, increasing to hourly as the experiment progresses. The ramping up of
the reconfiguration interval ensures that stress from both configurations is balanced in the
early stages of the test, where the degradation rate is changing rapidly.
Test set
The test set is used at the start and end of the experiment to measure a comprehensive
set of timing data. The timing of the LUTUT is measured in every test cell under both of
the LUT masks used in the stress set (except for standby configurations, which perform
no logic function). Separate configurations are loaded to measure each LUT input, as this
requires changing the placement of the support logic in the test cell. For test, the stress
vector ROM is loaded with a binary count sequence so that timing can be measured under
every combination of inputs.
The experiments were conducted under the accelerated-life conditions developed in chapter
4 — i.e. 1.8V core voltage (0.6V above nominal), 400K package temperature, and stressed for
approximately 700 hours.
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5.4.4 Test data
The experiment is conducted on a set of test cells that each stress and measure a single LUT (the
LUTUT). Each requires a LUT mask, which describes the logic function of the LUTUT, for both
of the configurations in the stress set. In addition, each cell requires a set of stress vectors, which
define the logic sequence presented to the four LUT inputs, also for both stress configurations.
Sets of test data were developed as follows to test each of the wear-levelling sub-strategies:
Alternative logic mapping
The goal for configurations using this technique is to reduce the stresses caused by static or
mostly-static circuit nodes. A simple way of doing this is to periodically invert the polarity of
inputs and outputs to functions. An experiment to test the benefits of this was conducted on two
benchmark single-LUT functions: an exclusive-OR (XOR) gate and a full adder (FA). The XOR
gate was chosen because it exercises a maximum number of timing paths through a LUT, while
the FA is commonly found in critical paths of real designs and gives the opportunity to test the
dedicated carry chain connectivity.
Wear-levelling pairs were created by inverting one of the inputs/outputs to the base function
as shown in fig. 5.5. The inversion is implemented by a change to the LUT mask. In addition
to the wear-levelling pairs shown, test cells were created that were permanently configured with
each base and alternative mapping (i.e. no wear-levelling) for comparison.
Degradation was measured under six different input-pattern stress scenarios. The first three
scenarios consist of input duty cycles of 0, 0.5 and 1, where the output duty cycle is 0.5, and
the other three scenarios feature output duty cycles of 0, 0.5 and 1, where the input duty
cycle is 0.5. The scenarios were selected to provide insight into the strong relationship between
degradation and duty cycle that has been observed previously. As illustrated in fig. 5.5, inversions
applied to LUTUT inputs were matched with corresponding inversions to the relevant data in
the stress vectors. In this way, LUTUTs perform the same sequence of operations in both stress
configurations while one of the nets is inverted.
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Spare resources
Spare resource wear-levelling leaves resources sitting idle for some of the time. The experiment to
test the strategy in LUTs was based on two alternating configurations, so the active/idle duty-
cycle was 50%. XOR and FA benchmark functions were tested as in the alternative mappings
experiment. Various sets of stress vectors were generated to present a variety of duty-cycle
conditions to the LUTUTs
A key aspect to the spare resources strategy is that standby resources can be configured
with arbitrary input signals and configurations. In this experiment, the benchmark functions
were paired with five different standby configurations, featuring different input and LUT mask
combinations — these are illustrated in fig. 5.6. Standby configurations U1–U4 have a defined,
static output and inputs, while U5 is left uninitialised — its internal logic levels are determined
by the architecture and bitstream defaults.
Alternative placements
The alternative placement strategy relocates functionality within a design. Its effectiveness
depends on the mix of operations and signals that is available, so an experiment was devised based
on a real-world benchmark application. The application was a ethernet media access controller
(MAC) — this was chosen because it has a mix of arithmetic and control logic. The design was
processed with a Quartus II CAD flow and timing analysis to identify 180 LUTs lying on the
most critical paths. These LUTs, which pose the greatest risk if their timing degrades, formed
the set of benchmark functions.
Each benchmark function requires a set of stress vectors — these were obtained by running a
functional simulation of the design. The stress vector ROM of the test architecture contains 16
vectors, so the simulation results are compressed to form a 16-step approximation of the input
states presented to the LUT.
The aim of the experiment is to determine the potential effectiveness of the technique, not
to evaluate a particular algorithm for choosing the alternative placements. Therefore, random
pairs of functions were selected from the benchmark set and used to populate the two stress
configurations. The stress configurations also contained a static copy of each benchmark function
for comparison.
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5.5 Results
5.5.1 Alternative logic mapping
The effect of wear-levelling with alternative mapping is shown in fig. 5.7 for XOR functions and
in fig. 5.8 for full adder functions. Degradation is measured as the increase in timing between
an input and an output of the LUT — for the XOR function these are LUT input A and
the combinatorial output, for the FA the carry-in to carry-out path is measured. Delays were
measured in test cells configured for each of the six stress scenarios, and are given for both rising
and falling input edges.
Four data sets were collected for each function; these form the four bars in each group in the
figures. The first of these was from LUTs with no wear-levelling; the test cells were configured
statically with the original XOR or FA functions. The second data set is also from static LUTs,
this time the alternative mapping (i.e. an inversion applied to the input or output). For example,
where a FA is tested with the carry input stuck at 1, in the alternative mapping the inversion
is applied to the carry input and the input is instead set to 0. The final two data sets come
from wear-levelling test cells, where the original and alternative functions are alternated on an
equal-time basis. One of these sets shows degradation measured using the original mapping, the
other shows degradation under the alternative. Both are measured as the system must perform
to specification when in either configuration.
The results show that the strategy can deliver significant benefits in some circumstances,
but is of little use in others. The XOR gate exhibits greater gains than the FA, in general.
Wear-levelling has only affected degradation in the stress scenarios where either the input or
output is static. For example, the falling edge degradation of the XOR gate (fig. 5.7) differs
greatly between mappings when the output is stuck at 0 or 1, but not when the duty cycle is
50%. This is not surprising — the strategy was developed to periodically invert the inputs or
output of functions and this will have no effect on the duty-cycle of transistors on the timing
path if they are frequently switching anyway due to logic patterns.
It is clear that the alternative mapping strategy should be implemented in cooperation
with degradation-aware logic mapping (see section 5.2). The results demonstrate that there is
frequently a large difference in timing degradation between alternative mappings for a function.
Wear-levelling tends to equalise degradation in the two mappings, and sometimes the result is an
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Figure 5.7: The effect of wear-levelling with alternative mapping in XOR gates.
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Figure 5.8: The effect of wear-levelling with alternative mapping in FA gates.
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improvement on either mapping configured statically (e.g. the XOR gate with an input stuck at
0). In other cases degradation under wear-levelling lies between the measurements from static
configurations (e.g. FA, carry out stuck at 1, rising edge), and so the sensible course of action
would appear to be to use the better-performing mapping on a permanent basis — as long as the
stuck-at state is known in advance.
Following from this, a further benefit of wear-levelling is clear: The final implementation
of a design must consider design-wide degradation and its impact on headline timing. Whilst
there may exist a low-degradation, static configuration for each atomic resource, these may be
incompatible when forming the complete netlist. Degradation objectives may also be at odds, for
example achieving low degradation on one timing edge could cause a problem on the other. From
the evidence of this experiment, wear-levelling could provide a means of balancing these trade-offs.
Finally, the dominant state of a net may be uncertain at design-time, and wear-levelling would
allow the worst-case to be mitigated against.
5.5.2 Spare resources
Figs. 5.9 and 5.10 show the impact of spare resource wear-levelling in XOR and FA functions
respectively. The same measurements are given for the alternative mapping results in section
5.5.1, i.e. the increase in delay for rising and falling input edges following life-acceleration on one
logic path through the function. Six different duty-cycle scenarios are tested — these are also the
same as tested in section 5.5.1.
Two data sets are shown in the figure — the left hand bar in each group shows the degradation
of the XOR and FA functions when they are configured statically, while the right hand bar
indicates degradation when the LUT resource is placed in a standby configuration for half the
time. As shown in fig. 5.6, five different standby configurations were tested in wear-levelling
tests. In these results, figures are given for the standby configurations that resulted in the least
degradation, and the identity of each optimum configuration (U1–U5) is displayed in the data
bars.
The wear-levelling technique has reduced degradation in nearly all cases, considering the two
functions, both timing edges and all six stress scenarios. The biggest improvements are seen
where the static configurations are the most damaging — the worst-case stress scenarios for the
XOR and FA are improved by 20% and 25% respectively. Scenarios where wear-levelling has
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Figure 5.9: The effect of wear-levelling with spare resources in XOR gates.
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Figure 5.10: The effect of wear-levelling with spare resources in FA gates.
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offered no useful improvement tend to be those with little degradation in the static, reference
case, as seen in the falling edge timing in a FA.
Across the functions and scenarios tested, different standby configurations are shown to offer
the optimum benefit. For example, the rising edge delay of the XOR gate degrades least when
a LUT mask consisting of all 1s is used in the standby configurations (configurations U2 and
U4), while the FA prefers all 0s (configuration U1). This shows the importance of tailoring the
standby configuration to the function that it is applied to, also bearing in mind the predicted
input vectors during use and which timing edge is most critical. The wear-levelling configuration
must complement the specific deployment and activity of each targetted resource. Reference to
the underlying architecture is not sufficient and the wrong choice of standby configuration can
make degradation worse.
5.5.3 Alternative placements
Results for the alternative placement strategy are given in figs. 5.11 and 5.12. The results are
taken from random pairings of functions from a typical benchmark application (see section 5.4.4).
Fig. 5.11 is a histogram of the wear-levelling impact in all the functions in the experiment. Each
sample in the set is the relative degradation of a function in a wear-levelling pair compared to
degradation when that function is configured statically. For example, if function A degrades by
x ps in a static configuration and y ps when it swaps resources with function B, then a value
of y/x is included in the histogram. A similar calculation is made for function B so that each
wear-levelling pair produces two results. Hence, fig. 5.11 is showing, for a set of typical functions,
the aggregate effect of applying alternative-placement wear-levelling to those functions.
The results are very encouraging. Wear-levelling has reduced degradation in over 50% of the
samples and, where there is an improvement, mean degradation reduction is 34% for rising edges
and 23% for falling edges. This shows that there are abundant opportunities to significantly
increase the lifetime of problematic functions in a design. A significant number of wear-levelling
trials have resulted in increased degradation, and it is important to note that the random pairing
approach of this experiment would not be used in practice. Instead, a degradation model would
be used to ensure that the alternative placement is beneficial to overall system lifetime.
Fig. 5.12a is a two-dimensional histogram to show the joint effect of wear-levelling on the
function pairs. Data bins lie in an array on the x and y (horizontal axes) and accumulate samples
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Figure 5.11: The effect of wear-levelling with alternative placements by benchmark function.
based on the relative degradation in both of the functions that share a particular resource. Hence,
if degradation in both functions executed on a resource is unchanged by WL then the pair falls
into a central bin in the histogram (x ≈ 1, y ≈ 1). Resources where wear-levelling has advantaged
both functions fall into bins within the foreground quadrant of the plot (x < 1, y < 1), while
wear-levelling has been detrimental to both functions of pairs in the rear quadrant (x > 1, y > 1),
shown in a cutaway in fig. 5.12b. The left and right-hand quadrants count pairs where degradation
has improved in one function at the expense of the other — these are seen in a cutaway in
fig. 5.12c.
The results follow an approximate product of fig. 5.11(b) with itself, indicating that correlation
between degradation in the two functions is small. This is a positive result as such a correlation
could prove problematic if, for example, heavy degradation in one function of a wear-levelling
pair tended to lead to heavy degradation in the other. Instead, only 15% of pairs fall into the
‘lose-lose’ rear quadrant, the rest have all gained some benefit from wear-levelling. 46% of pairs
lie in the two side quadrants of fig. 5.12 — this suggests it is possible to trade-off ageing rates
among different functions and allow some circuit nets to degrade more quickly if they are not
timing-critical. Having said that, 39% of wear-levelling pairings were beneficial to both functions
(front quadrant) so the technique will provide gains if no such timing slack is available to exploit.
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Figure 5.12: The effect of wear-levelling with alternative placements by physical resource.
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5.6 Conclusion
This chapter has presented a variety of experimental work that seeks to establish the feasibility
of degradation mitigation in FPGAs by exploiting adaptability and capacity for reconfiguration.
Three broad strategies were identified for preliminary investigation, these were degradation-aware
CAD, wear-levelling and post-degradation adaptation. The pilot experiments were brief, but
established that all three strategies could, in principal, offer benefits to FPGA reliability and
lifetime.
Following this, the wear-levelling strategy was selected for more detailed experimentation
because the initial results were promising, it is well suited to the dominant NBTI degradation
and it would be practical to implement. Three wear-levelling sub-strategies were developed
and experiments designed to test them — they are alternative mapping, spare resources and
alternative placement.
All three strategies exhibited reductions in degradation. Alternative mapping could not offer
universal benefits but is nevertheless attractive due to its ease of implementation. The spare
resources method demonstrated very encouraging results and would be a very productive use of
the leftover logic resources found in any practical FPGA design. The final method, alternative
placements, was successful in the majority of trials even when the reconfigurations were generated
randomly, so also has great promise.
At this stage, we can be confident that wear-levelling is a useful tool for mitigating NBTI
degradation in FPGAs. Whilst specific ageing behaviour may change in future architectures, the
fundamental drivers of the mechanism — logic level and duty cycle — will still be addressed
by the wear-levelling techniques demonstrated here. The next step is to look more closely at
the implementation of the techniques to find out, for example, how well alternative placement
performs when constrained by the connectivity of the target application.
Chapter 6
Conclusion
6.1 The reliability of FPGAs
Reliability has always been an issue in VLSI device engineering, but until now it has been managed
by the carefully tuned fabrication process. However, the ongoing drive towards more productive
silicon devices is coming at a greater and greater industrial and research effort. Reliability is
just one of the issues faced — yield and process variation are also growing challenges — and the
causes lie in underlying physical limitations of silicon-based electronics, as well as the practical
challenges of manufacturing with such complexity at such a small scale. Future process engineers
will face increasingly difficult design trade-offs and a crunch point is forecast where transistor-level
reliability must soon be forfeited to continue achieving better productivity.
Leading FPGA architectures follow the most advanced CMOS processes and so face these
growing challenges with each new generation. However, it has been recognised for some time that
their distinctive characteristics put them in a favourable position over ASICs for a number of these
issues, including reliability. In chapter 2, it was shown how a regular structure, interchangeable
resources and an ability to reconfigure can all be exploited to detect, locate, characterise and
overcome degradation and keep an application running.
Much of this literature, however, uses overly simplistic failure models and relatively few of
the proposed techniques are designed with respect to the specific changes in the behaviour of an
ageing FPGA. Without a proper understanding of the issues that arise in programmable logic
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resources and their influencing factors, there is a risk that mitigation schemes will turn out to
be ineffective in practice. Hence, this thesis has carried out empirical and simulated analyses of
degradation in FPGAs and used the findings to demonstrate novel life-extension strategies.
Modelling degradation is attractive because it can consider speculative and future architectures
and processes and does not face the practical challenges of measuring long-term ageing mechanisms.
In chapter 3, a modelling process was developed to explore the effect of three forms of degradation
on FPGA lookup tables. The results showed the three mechanisms could all have an adverse affect
on FPGA operation, but also that mitigation was possible. Configuration and signal patterns
were shown to have a strong influence, suggesting that degradation-aware CAD or wear-levelling
might be used to improve reliability. Lookup tables that had suffered ageing showed significant
amounts of residual functionality, raising the possibility that intelligent reconfiguration could be
used to rehabilitate degraded circuitry.
Any modelling exercise requires assumptions to be made and in chapter 4 an experimental
approach was developed to measure the effects of degradation on a modern, commercial FPGA
architecture. Elevated temperature and voltage levels were used in an accelerated-life technique
to advance the onset of ageing mechanisms, with a control experiment to demonstrate that the
results were consistent with more typical operating conditions. The data showed that timing
degradation due to negative-bias temperature instability is the dominant process in the technology
considered, matching the strong logic-level dependence predicted by modelling. It was also
confirmed that the deterioration in performance was very repeatable, strengthening the case for
mitigation strategies based on FPGA CAD and reconfiguration.
Opportunities for life-extension of FPGAs had been hinted at in both modelled and experi-
mental data, and in chapter 5 some degradation mitigation techniques were trialled. Exploratory
tests were carried out with degradation-aware CAD, an entirely passive measure, wear-levelling,
a preemptive technique that requires periodic reconfiguration, and post-degradation adaptation.
All showed potential and wear-levelling was selected for further exploration. Three wear-levelling
algorithms were tested in an accelerated-life test, all of which exhibited significant potential
benefits to the longevity of LUT resources.
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6.2 Future work
The work in this thesis has demonstrated that FPGAs do have excellent potential for overcoming
reliability challenges and, hence, will be able to continue exploiting the maximum benefits of
process scaling. The mitigation strategies that are demonstrated are only part of the gamut
of possibilities provided by the flexibility and adaptability of FPGAs and there is scope for a
continuing programme of interesting exploratory research.
The work so far, due to its exploratory nature, has mostly involved manual design of experi-
ments and FPGA configurations. To bring the work closer to practical application a range of
automated tools are needed. There are several processes for which algorithms could be developed,
such as ageing forecast tools, degradation-aware mapping, placement and routing algorithms and
repair procedures that can rehabilitate impaired devices.
The requirement for ageing mitigation in mainstream applications concerns future process
technologies and FPGA architectures. Architectural support for degradation prevention and
recovery is a key area for future research as it could enable significant enhancements — for example,
hardware could be added to allow wear-levelling without reconfiguration, timing monitors could be
built into registers to detect degradation and switch boxes could be designed to permit rerouting.
Also, some components may be difficult to protect or repair with configuration-level techniques —
these must be identified and appropriate hardware solutions developed instead.
Glossary
Acronyms and initialisms
ADC Analogue to digital converter
ASIC Application-specific integrated circuit
BIST Built-in self-test
CAD Computer-aided design
CED Concurrent error detection
CLB Combinatorial logic block
CMOS Complementary metal oxide semiconductor
DMR Dual modular redundancy
FA Full adder
FIT Failure-in-time
FPGA Field-programmable gate array
FPTA Field-programmable transistor array
HCI Hot carrier injection
HF High frequency
IET Institution of Engineering and Technology
IC Integrated circuit
I/O Input/output
IP Intellectual Property
ITRS International Technology Roadmap for Semiconductors
LF Low frequency
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LUT Lookup table
LUTUT Lookup table under test
MAC Media access control/controller
MIN Multistage interconnection networks
MOS Metal oxide semiconductor
MOSFET Metal oxide semiconductor field effect transistor
MUX Multiplexer
NBTI Negative-bias temperature instability
NMOS Negative-channel metal oxide semiconductor
PC Personal computer
PFET Positive-channel field effect transistor
PhD Doctor of Philosophy
PID Proportional, integral, differential
PLB Programmable logic block
PLL Phase-locked loop
PMOS Positive-channel metal oxide semiconductor
PUT Path-under-test
RAM Random-access memory
ROM Read-only memory
SET Single event transient
SEU Single event upset
SPI Serial peripheral interface
SRAM Static random access memory
TCL Tool control language
TDDB Time-dependent dielectric breakdown
TMR Triple modular redundancy
TRC Tunable replica circuit
USB Universal serial bus
VCO Voltage-controlled oscillator
VLSI Very large scale integration
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Symbols
Cox Dielectric capacitance
Ea Activation energy
Eit,e Critical trap-generation energy
F (t) Failure probability
ID Drain current
IG Gate leakage current
Isub Substrate current
Nit Number of interface traps
q Elementary charge
t Time (usually stress duration)
tf Time to failure
T Temperature
TOX Gate oxide thickness
VGS Gate–source voltage
Vt Gate threshold voltage
W Transistor width
κ Boltzmann’s constant
λe Hot-electron mean free path
µ Channel mobility
Φ Electric field
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